Multi-Application based Network-on-Chip Design for Mesh-of-Tree topology using Global Mapping and Reconfigurable Architecture

被引:13
|
作者
Upadhyay, Mohit [1 ]
Shah, Monil [1 ]
Bhanu, P. Veda [1 ]
Soumya, J. [1 ]
Cenkarmaddi, Linga Reddy [2 ]
机构
[1] BITS Pilani, Dept EEE, Hyderabad 500078, Telangana, India
[2] Univ Agder, Dept Informat & Commun Technol, Kristiansand, Norway
关键词
Network-on-Chip; Particle Swarm Optimization; Mesh-of-Tree topology; Reconfiguration; Communication cost;
D O I
10.1109/VLSID.2019.00119
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper outlines a multi-application mapping for Mesh-of-Tree (MoT) topology based Network-on-Chip (NoC) design using reconfigurable architecture. A two phase Particle Swarm Optimization (PSO) has been proposed for reconfigurable architecture to minimize the communication cost. In first phase global mapping is done by combining multiple applications and in second phase, reconfiguration is achieved by switching the cores to near by routers using multiplexers. Experimentations have been carried out for several application benchmarks and synthetic applications generated using TGFF tool. The results show significant improvement in terms of communication cost after reconfiguration.
引用
收藏
页码:527 / 528
页数:2
相关论文
共 50 条
  • [1] Network-on-chip architecture design based on mesh-of-tree deterministic routing topology
    Kundu, Santanu
    Chattopadhyay, Santanu
    International Journal of High Performance Systems Architecture, 2008, 1 (03) : 163 - 182
  • [2] Mesh-of-Tree Based Scalable Network-on-Chip Architecture
    Kundu, Santanu
    Dasari, Radha Purnima
    Chattopadhyay, Santanu
    Manna, Kanchan
    IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 314 - +
  • [3] Online multi-application mapping in photonic Network-on-Chip with mesh topology
    Reza, Akram
    OPTICAL SWITCHING AND NETWORKING, 2017, 25 : 100 - 108
  • [4] Multi-Application Mapping onto a Switch-Based Reconfigurable Network-on-Chip Architecture
    Soumya, J.
    Babu, K. Niranjan
    Chattopadhyay, Santanu
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (11)
  • [5] KL_GA: an application mapping algorithm for mesh-of-tree (MoT) architecture in network-on-chip design
    Fang, Juan
    Yu, Lu
    Liu, Sitong
    Lu, Jiajia
    Chen, Tan
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (11): : 4056 - 4071
  • [6] KL_GA: an application mapping algorithm for mesh-of-tree (MoT) architecture in network-on-chip design
    Juan Fang
    Lu Yu
    Sitong Liu
    Jiajia Lu
    Tan Chen
    The Journal of Supercomputing, 2015, 71 : 4056 - 4071
  • [7] Fault-Tolerant Application Mapping on Mesh-of-Tree based Network-on-Chip
    Bhanu, P. Veda
    Soumya, J.
    Journal of Systems Architecture, 2021, 116
  • [8] Fault-Tolerant Application Mapping on Mesh-of-Tree based Network-on-Chip
    Bhanu, P. Veda
    Soumya, J.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 116
  • [9] Multi-Application Network-on-Chip Design using Global Mapping and Local Reconfiguration
    Soumya, J.
    Sharma, Ashish
    Chattopadhyay, Santanu
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (02)
  • [10] Application Mapping onto Mesh-of-Tree based Network-on-Chip using Discrete Particle Swarm Optimization
    Sahu, Pradip Kumar
    Sharma, Ashish
    Chattopadhyay, Santanu
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 172 - 176