Bit-Width Optimization by Divide-and-Conquer for Fixed-Point Digital Signal Processing Systems

被引:9
|
作者
Chung, Jaeyong [1 ]
Kim, Lok-Won [2 ]
机构
[1] Incheon Natl Univ, Dept Elect Engn, Inchon 406722, South Korea
[2] Cisco Syst Inc, San Jose, CA 95134 USA
关键词
Word-length assignment; bit-width optimization; finite world-length effects; ALLOCATION;
D O I
10.1109/TC.2015.2394469
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a novel approach to fractional bit-width optimization of fixed-point designs. We first propose a divide-and-conquer algorithm that can assign optimal fractional bit-widths to a special class of designs that does not have reconvergent paths starting from an internal signal. General designs are partitioned into designs of that special class and our algorithm is applied to each design. The algorithm recursively breaks down a given design into sub-designs and finds Pareto optimal solutions to each sub-design. Those solutions are merged to form Pareto optimal solutions to a larger design. In addition, two pruning methods based on area and error, respectively, are proposed, speeding up the algorithm. The optimization process is guided by static maximum absolute error analysis, and functional correctness is guaranteed for all possible input stimuli. Our approach is demonstrated in five case studies including polynomial approximation and RGB-to-YCbCr conversion, for which the divide-and-conquer algorithm produces the optimal solutions.
引用
收藏
页码:3091 / 3101
页数:11
相关论文
共 50 条
  • [1] Unifying bit-width optimisation for fixed-point and floating-point designs
    Gaffar, AA
    Mencer, O
    Luk, W
    Cheung, PYK
    12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 79 - 88
  • [3] Bit-width aware high-level synthesis for digital signal processing systems
    Le Gal, Bertrand
    Andriamisaina, Caaliph
    Casseau, Emmanuel
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 175 - +
  • [4] Bit-width optimizations for high-level synthesis of digital signal processing systems
    Andriamisaina, Caalipb
    Le Gal, Bertrand
    Casseau, Emmanuel
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 280 - 285
  • [5] Floating-point bit-width optimization for low-power signal processing applications
    Fang, F
    Chen, TH
    Rutenbar, RA
    2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 3208 - 3211
  • [6] Automatic accuracy-guaranteed bit-width optimization for fixed and floating-point systems
    Osborne, W. G.
    Cheung, R. C. C.
    Coutinho, J. G. F.
    Luk, W.
    Mencer, O.
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 617 - 620
  • [7] A Novel Fixed-Point Conversion Methodology For Digital Signal Processing Systems
    Dinh, Phuong T. K.
    Dinh, Linh T. T.
    Tran, Tung T.
    Pham, Lam S.
    Le, Han D.
    Hoang, Chi P.
    Nguyen, Minh D.
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2022, E105 (08)
  • [8] A Novel Fixed-Point Conversion Methodology For Digital Signal Processing Systems
    Dinh, Phuong T. K.
    Dinh, Linh T. T.
    Tran, Tung T.
    Pham, Lam S.
    Le Duc, Han
    Hoang, Chi P.
    Nguyen, Minh D.
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2022, E105A (12) : 1537 - 1550
  • [9] A novel fixed-point FFT algorithm on embedded digital signal processing systems
    Han, JZ
    Ren, G
    Han, CD
    2000 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I-III, 2000, : 48 - 53
  • [10] Simulation-based word-length optimization method for fixed-point digital signal processing systems
    Sung, WY
    Kum, KI
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1995, 43 (12) : 3087 - 3090