Towards Design-for-Testability for Digital Microfluidics

被引：0

作者：

Xu, Tao ^{[1
]}

Chakrabarty, Krishnendu ^{[1
]}

机构：

[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA

来源：

DTIP 2009: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS | 2009年

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This paper makes a case for design-for-testability (DFT) for microfluidic biochips, and presents a DFT method that incorporates a test plan into the fluidic operations of a target bioassay protocol. By using the testability-aware bioassay protocol as an input to the biochip design tool, the proposed DFT method ensures a high level of testability, defined as the percentage of the electrodes or functional units on the synthesized chip that can be effectively tested.

引用

页码：329 / 333

页数：5

共 50 条

[1] Design-for-Testability for Digital Microfluidic Biochips
Xu, Tao
Chakrabarty, Krishnendu
2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 309 - 314
[2] Design-for-testability of the FLOVA
Youn, D
Song, O
Chang, H
PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 319 - 322
[3] A Tool Set for Teaching Design-for-Testability of Digital Circuits
Kostin, S.
Orasson, E.
Ubar, R.
2016 11TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2016,
[4] Design-for-testability techniques for CORDIC design
Ye, Bo-Yuan
Yeh, Po-Yu
Kuo, Sy-Yen
Chen, Ing-Yi
MICROELECTRONICS JOURNAL, 2009, 40 (10) : 1436 - 1440
[5] STATUS OF IC DESIGN-FOR-TESTABILITY
MAUNDER, C
BRITISH TELECOM TECHNOLOGY JOURNAL, 1989, 7 (01): : 44 - 49
[6] Design-for-Testability for Paper-based Digital Microfluidic Biochips
Li, Jian-De
Wang, Sying-Jyan
Li, Katherine Shu-Min
Ho, Tsung-Yi
2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 103 - 103
[7] Design-for-testability primer for ASICs and ICs
Milligan, M
COMPUTER DESIGN, 1996, 35 (12): : 90 - 91
[8] Test and design-for-testability of IIR filter
Xiao, Jixue
Chen, Guangju
Xie, Yongle
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2007, 19 (02): : 203 - 209
[9] TERRA: a support system for LSI design-for-testability
Fukazawa, Tomoo
Teramoto, Mitsuo
Kitamura, Yoshihiro
Tanno, Masaaki
Sameshima, Yasunori
Kobayashi, Kiyoshi
NTT R&D, 1600, 44 (11):
[10] On full reset as a design-for-testability technique
Pomeranz, I
Reddy, SM
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 534 - 536

← 1 2 3 4 5 →