Cluster-based Prototype Learning System for Multiple Applications with Flexible HW/SW Codesign

被引:0
|
作者
An, Fengwei [1 ]
Mattausch, Hans Juergen [1 ]
机构
[1] Hiroshima Univ, Hiroshima 730, Japan
关键词
K-means; Prototype learning; Handwritten digit recognition; Face recognition; RECOGNITION;
D O I
10.1109/PDCAT.2012.61
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper proposes a novel hybrid hardware-software (HW/SW) system for K-means-based prototype learning and Nearest-Neighbor (1-NN) classification. We implement a prototype learning system instead of simplifying complex learning algorithms (e. g. neural and fuzzy networks, or SVMs) because this facilitates the adaptability to hardware capabilities and constraints. The K-means algorithm, which is implemented by HW/SW co-design, is effective in improving classification performance and reducing storage requirements. Particularly, the hardware realization is applied to obtain orders of magnitude higher speed for nearest-distance searching, which is the most burdensome performance barrier both in K-means learning and 1-NN classification. We benchmark our multipurpose learning system against the application of handwritten digit recognition and face recognition to demonstrate its excellent performance, namely high flexibility, fast training, short recognition time and good recognition rate.
引用
收藏
页码:416 / 419
页数:4
相关论文
共 50 条
  • [1] A statechart based HW/SW codesign system
    Bates, ID
    Chester, EG
    Kinniment, DJ
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 162 - 166
  • [2] Statechart based HW/SW codesign system
    Bates, I.D.
    Chester, E.G.
    Kinniment, D.J.
    Hardware/Software Codesign - Proceedings of the International Workshop, 1999, : 162 - 166
  • [3] Lossless Hyperspectral Image Compression System-Based on HW/SW Codesign
    Hwang, Yin-Tsung
    Lin, Cheng-Chen
    Hung, Ruei-Ting
    IEEE EMBEDDED SYSTEMS LETTERS, 2011, 3 (01) : 20 - 23
  • [4] Automatic generation of a simulation compiler by a HW/SW codesign system
    Yanagisawa, H
    Uehara, M
    Mori, H
    15TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2004, : 53 - 59
  • [5] The SATURN Approach to SysML-based HW/SW Codesign
    Mueller, Wolfgang
    He, Da
    Mischkalla, Fabian
    Wegele, Arthur
    Whiston, Paul
    Penil, Pablo
    Villar, Eugenio
    Mitas, Nikolaos
    Kritharidis, Dimitrios
    Azcarate, Florent
    Carballeda, Manuel
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 506 - 511
  • [6] A Practical HW/SW Codesign Method for System-Level Embedded System
    Meng, Qingyang
    Qiao, Jianzhong
    Liu, Jun
    Zhou, Benhai
    2008 7TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-23, 2008, : 7697 - 7701
  • [7] A compiler generation method for HW/SW codesign based on configurable processors
    Kobayashi, Shinsuke
    Mita, Kentaro
    Takeuchi, Yoshinori
    Imai, Masaharu
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2002, E85-A (12) : 2586 - 2595
  • [8] A HW/SW codesign framework based on distributed DSP virtual machines
    Kreiner, C
    Steger, C
    Teiniker, E
    Weiss, R
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, 2001, : 212 - 219
  • [9] A compiler generation method for HW/SW codesign based on configurable processors
    Kobayashi, S
    Mita, K
    Takeuchi, Y
    Imai, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (12): : 2586 - 2595
  • [10] Hw-Sw codesign of a flexible neural controller through a FPGA-based neural network programmed in VHDL
    Pasero, E
    Perri, M
    2004 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2004, : 3161 - 3165