Construction of low density parity-check code with low cyclic complexity and implementation with FPGA

被引：0
|
作者：
Wang, Zhongxun [1 ]
Sun, Lin [1 ]
Gao, Xinglong [1 ]
机构：
[1] Yantai Univ, Inst Sci & Technol Optoelect Informat, Yantai, Peoples R China
来源：
BASIC & CLINICAL PHARMACOLOGY & TOXICOLOGY | 2019年 / 125卷
关键词：
D O I：
暂无
中图分类号：
R9 [药学];
学科分类号：
1007 ;
摘要：
112
引用
收藏
页码：70 / 70
页数：1
相关论文
共 50 条
  • [1] Code construction and FPGA implementation of a low-error-floor multi-rate low-density parity-check code decoder
    Yang, L
    Liu, H
    Shi, CJR
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (04) : 892 - 904
  • [2] Construction of quasi-cyclic low-density parity-check codes with low encoding complexity
    Xu, Hua
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2014, 27 (08) : 1201 - 1216
  • [3] Low-density parity-check code comstructions for hardware implementation
    Liao, E
    Yeo, E
    Nikolic, B
    2004 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-7, 2004, : 2573 - 2577
  • [4] An FPGA implementation of (3,6)-regular low-density parity-check code decoder
    Zhang, T
    Parhi, KK
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2003, 2003 (06) : 530 - 542
  • [5] An FPGA implementation of low-density parity-check code decoder with multi-rate capability
    Yang, Lei
    Shen, Manyuan
    Liu, Hui
    Shi, C. -J. Richard
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 760 - 763
  • [6] A Construction of Low-Density Parity-Check Codes
    Xiuling SHAN
    Tienan LI
    数学研究及应用, 2013, 33 (03) : 330 - 336
  • [7] Design and Implementation of Quasi Cyclic Low Density Parity Check (QC-LDPC) Code on FPGA
    Patel, Dharmesh J.
    Engineer, Pinalkumar
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 181 - 185
  • [8] Low complexity construction for quasi-cyclic low-density parity-check codes by Progressive-Block Growth
    REN PinYi1
    2Wuhan Ordnance Noncommissioned Officers Academy
    3Department of Electrical & Computer Engineering
    ScienceChina(InformationSciences), 2011, 54 (02) : 371 - 380
  • [9] Construction of girth-eight quasi-cyclic low-density parity-check codes with low encoding complexity
    Wang, Ruyan
    Li, Yong
    Zhao, Hui
    Qin, Liang
    Zhang, Hong
    IET COMMUNICATIONS, 2016, 10 (02) : 148 - 153
  • [10] FPGA based implementation of decoder for array low-density parity-check codes
    Bhagawat, P
    Uppal, M
    Choi, G
    2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 29 - 32
12345