Optimal 1-edge fault-tolerant designs for ladders

被引：5
|
作者：
Chuang, YC
Hsu, LH [1 ]
Chang, CH
机构：
[1] Natl Chiao Tung Univ, Dept Comp & Informat Sci, Hsinchu 30050, Taiwan
[2] Ming Hsin Inst Technol, Hsinchu, Taiwan
来源：
INFORMATION PROCESSING LETTERS | 2002年 / 84卷 / 02期
关键词：
Cartesian product; edge fault tolerance; meshes; ladders; fault tolerance;
D O I：
10.1016/S0020-0190(02)00225-9
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A graph G* is 1-edge fault-tolerant with respect to a graph G, denoted by 1-EFT(G), if every graph obtained by removing any edge from G* contains G. A1-EFT(G) graph is optimal if it contains the minimum number of edges among all 1-EFT(G) graphs. The kth ladder graph, L-k, is defined to be the cartesian product of the P-k and P-2 where P-n is the n-vertex path graph. In this paper, we present several 1-edge fault-tolerant graphs with respect to ladders. Some of these graphs are proven to be optimal. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码：87 / 92
页数：6
相关论文
共 50 条
  • [1] Faithful 1-edge fault tolerant graphs
    Wang, SY
    Hsu, LH
    Sung, TY
    INFORMATION PROCESSING LETTERS, 1997, 61 (04) : 173 - 181
  • [2] Partially Optimal Edge Fault-Tolerant Spanners
    Bodwin, Greg
    Dinitz, Michael
    Robelle, Caleb
    PROCEEDINGS OF THE 2022 ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, SODA, 2022, : 3272 - 3286
  • [3] Review on Fault-Tolerant NoC Designs
    Jun-Shi Wang
    Le-Tian Huang
    Journal of Electronic Science and Technology, 2018, 16 (03) : 191 - 221
  • [4] Optimal fault-tolerant Hamiltonicity of star graphs with conditional edge faults
    Hsieh, Sun-Yuan
    Wu, Chang-De
    JOURNAL OF SUPERCOMPUTING, 2009, 49 (03): : 354 - 372
  • [5] Optimal fault-tolerant Hamiltonicity of star graphs with conditional edge faults
    Sun-Yuan Hsieh
    Chang-De Wu
    The Journal of Supercomputing, 2009, 49 : 354 - 372
  • [6] Optimally edge fault-tolerant trees
    Ku, HK
    Hayes, JP
    NETWORKS, 1996, 27 (03) : 203 - 214
  • [7] FAULT-TOLERANT DESIGNS IN TRIANGULAR LATTICE NETWORKS
    Shabbir, Ayesha
    Zamfirescu, Tudor
    APPLICABLE ANALYSIS AND DISCRETE MATHEMATICS, 2016, 10 (02) : 447 - 456
  • [8] Fault-tolerant designs for 256 Mb DRAM
    Kirihata, T
    Watanabe, Y
    Wong, H
    DeBrosse, JK
    Yoshida, M
    Kato, D
    Fujii, S
    Wordeman, MR
    Poechmueller, P
    Parke, SA
    Asao, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (04) : 558 - 566
  • [9] Fault-tolerant designs for 256 Mb DRAM
    Kirihata, T
    Watanabe, Y
    Wong, H
    DeBrosse, JK
    Kato, D
    Fujii, S
    Wordeman, MR
    Poechmueller, P
    Parke, SA
    Asao, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (07) : 969 - 977
  • [10] Formal Verification of Fault-Tolerant Hardware Designs
    Entrena, Luis
    Sanchez-Clemente, Antonio J.
    Garcia-Astudillo, Luis A.
    Portela-Garcia, Marta
    Garcia-Valderas, Mario
    Lindoso, Almudena
    Sarmiento, Roberto
    IEEE ACCESS, 2023, 11 : 116127 - 116140
12345