Evolution of fault-tolerant and noise-robust digital designs

被引:20
|
作者
Hartmann, M [1 ]
Haddow, PC [1 ]
机构
[1] Norwegian Univ Sci & Technol, Dept Comp & Informat Sci, N-7491 Trondheim, Norway
来源
关键词
D O I
10.1049/ip-cdt:20040014
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Artificial evolution has been shown to generate remarkable systems of exciting novelty. It is able to automatically generate digital circuit designs and even circuits that are robust to noise and faults. Extensive experiments have been carried out and are presented here to identify more clearly to what extent artificial evolution is able to generate robust designs. The evolved circuits are thoroughly tested whilst being exposed to noise and faults in a simulated environment and the results of their performance are presented. The evolved multiplier and adder circuits show a graceful degradation as noise and failrate are increased. The functionality of all circuits is measured in a simulated environment that to some extent takes into account analogue electronic properties. Also included is a short overview of some recent work illustrating the robustness and tolerance of bio-inspired hardware systems.
引用
收藏
页码:287 / 294
页数:8
相关论文
共 50 条
  • [1] The genotypic complexity of evolved fault-tolerant and noise-robust circuits
    Hartmann, Morten
    Haddow, Pauline C.
    Lehre, Per Kristian
    BIOSYSTEMS, 2007, 87 (2-3) : 224 - 232
  • [2] Review on Fault-Tolerant NoC Designs
    Jun-Shi Wang
    Le-Tian Huang
    Journal of Electronic Science and Technology, 2018, 16 (03) : 191 - 221
  • [3] FAULT-TOLERANT DESIGNS IN TRIANGULAR LATTICE NETWORKS
    Shabbir, Ayesha
    Zamfirescu, Tudor
    APPLICABLE ANALYSIS AND DISCRETE MATHEMATICS, 2016, 10 (02) : 447 - 456
  • [4] Design of a robust fault-tolerant multiplier
    Kasuga, Takeshi
    Kameyama, Michitaka
    Higuchi, Tatsuo
    Systems and Computers in Japan, 1991, 22 (02) : 10 - 18
  • [5] Fault-tolerant designs for 256 Mb DRAM
    Kirihata, T
    Watanabe, Y
    Wong, H
    DeBrosse, JK
    Yoshida, M
    Kato, D
    Fujii, S
    Wordeman, MR
    Poechmueller, P
    Parke, SA
    Asao, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (04) : 558 - 566
  • [6] Robust and Fault-Tolerant Communication Networks
    Tavernier, Wouter
    Frincke, Deborah
    Autenrieth, Achim
    Colle, Didier
    COMPUTER NETWORKS, 2015, 82 : 1 - 3
  • [7] Fault-tolerant designs for 256 Mb DRAM
    Kirihata, T
    Watanabe, Y
    Wong, H
    DeBrosse, JK
    Kato, D
    Fujii, S
    Wordeman, MR
    Poechmueller, P
    Parke, SA
    Asao, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (07) : 969 - 977
  • [8] Formal Verification of Fault-Tolerant Hardware Designs
    Entrena, Luis
    Sanchez-Clemente, Antonio J.
    Garcia-Astudillo, Luis A.
    Portela-Garcia, Marta
    Garcia-Valderas, Mario
    Lindoso, Almudena
    Sarmiento, Roberto
    IEEE ACCESS, 2023, 11 : 116127 - 116140
  • [9] Energy bounds for fault-tolerant nanoscale designs
    Marculescu, D
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 74 - 79
  • [10] Fault-tolerant designs for 256 Mb DRAM
    IBM Semiconductor Research and, Development Cent, Hopewell Junction, United States
    IEEE J Solid State Circuits, 4 (558-566):