A Study of a Fault-tolerant System Using Dynamic Partial Reconfiguration

被引：1

作者：

Ogido, Seiya ^{[1
]}

Yamada, Chikatoshi ^{[1
]}

Miyagi, Kei ^{[1
]}

Ichikawa, Shuichi ^{[2
]}

机构：

[1] Okinawa Coll, Natl Inst Technol, 905 Henoko, Nago, Okinawa, Japan

[2] Toyohashi Univ Technol, 1-1 Hibarigaoka,Tempaku Cho, Toyohashi, Aichi, Japan

来源：

2017 FIFTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR) | 2017年

关键词：

D O I：

10.1109/CANDAR.2017.57

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we propose reconfigurable fault tolerant architecture which can recovery from failure status with spare space. Generally, embedded processors are required to need high reliability. In particular, tile structure which is the key of the architecture for the reconfigurable device. We propose reconstruction for circuits by using the Tcl script. The proposed method is kept the reliability by redundant of circuit. We discuss trade-off for implementation using Xilinx FPGAs.

引用

页码：600 / 602

页数：3

共 50 条

[1] Reducing Overheads for Fault-tolerant Datapaths with Dynamic Partial Reconfiguration
Davis, James J.
Cheung, Peter Y. K.
2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 103 - 103
[2] Dynamic partial reconfiguration scheme for fault-tolerant FFT processor based on FPGA
Wei, Xin
Xie, Yi Z.
Xie, Yu
Chen, He
JOURNAL OF ENGINEERING-JOE, 2019, 2019 (21): : 7424 - 7427
[3] Automated design and usage of the Fault-Tolerant dynamic partial reconfiguration controller for FPGAs
Lojda, Jakub
Panek, Richard
Sekanina, Lukas
Kotasek, Zdenek
MICROELECTRONICS RELIABILITY, 2023, 144
[4] Partial Dynamic Reconfiguration in an FPGA-based Fault-Tolerant System: Simulation-based Evaluation
Panek, Richard
Lojda, Jakub
Podivinsky, Jakub
Kotasek, Zdenek
PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,
[5] On reconfiguration latency in fault-tolerant systems
Kim, H
Lee, S
Hong, TW
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (05) : 1181 - 1182
[6] Reconfiguration Criterion for Fault-Tolerant Control
Yang, Inseok
Lee, Dongik
Han, Dong Seog
MATHEMATICAL PROBLEMS IN ENGINEERING, 2015, 2015
[7] RECONFIGURATION AND ANALYSIS OF A FAULT-TOLERANT CIRCULAR BUTTERFLY PARALLEL SYSTEM
TZENG, NF
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (08) : 855 - 863
[8] Redundant Fault-tolerant Computer Structure Based On Dynamic Reconfiguration Bus
Wang Ying
Zhou Ji-qin
Zhang Wei-gong
Ding Li-hua
PROCEEDINGS OF THE 2015 JOINT INTERNATIONAL MECHANICAL, ELECTRONIC AND INFORMATION TECHNOLOGY CONFERENCE (JIMET 2015), 2015, 10 : 331 - 337
[9] Fault-Tolerant Reconfiguration System for Asymmetric Multilevel Converters Using Bidirectional Power Switches
Barriuso, Pablo
Dixon, Juan
Flores, Patricio
Moran, Luis
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (04) : 1300 - 1306
[10] Fault tolerant architectures by partial reconfiguration
Andres Cardona, Luis
Guo, Yi
Ferrer, Carles
VLSI CIRCUITS AND SYSTEMS VI, 2013, 8764

← 1 2 3 4 5 →