共 20 条
- [3] Cost-Efficient Scheduling in High-Level Synthesis for Soft-Error Vulnerability Mitigation PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 502 - 507
- [4] Segmented bitline cache: Exploiting non-uniform memory access patterns HIGH PERFORMANCE COMPUTING - HIPC 2006, PROCEEDINGS, 2006, 4297 : 123 - +
- [5] A non-uniform cache architecture for low power system design ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 363 - 368
- [8] An Investigation of Non-Uniform Error Cost Function Design in Automatic Speech Recognition SEVENTH INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND APPLICATIONS, PROCEEDINGS, 2008, : 168 - +
- [9] ORBIT: Effective Issue Queue Soft-error Vulnerability Mitigation on Simultaneous Multithreaded Architectures using Operand Readiness-based Instruction Dispatch 20th International Symposium on Computer Architecture and High Performance Computing, Proceedings, 2008, : 71 - 78
- [10] Design and Heavy-Ion Testing of MTJ/CMOS Hybrid LSIs for Space-Grade Soft-Error Reliability 2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,