Design space exploration of non-uniform cache access for soft-error vulnerability mitigation

被引:4
|
作者
Maghsoudloo, Mohammad [1 ]
Zarandi, Hamid R. [1 ]
机构
[1] Amirkabir Univ Technol, Tehran Polytech, Dept Comp Engn & Informat Technol, Tehran, Iran
关键词
Soft error; Design space exploration; Many-core processors; Non-uniform cache access; Temporal vulnerability factor;
D O I
10.1016/j.microrel.2015.07.049
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the design space exploration problem is concerned with finding the best composition of different Non-Uniform Cache Access (NUCA) specifications in many-core processors. The single-objective and multi-objective exploration problems are intended to meet the desired level of reliability without violating the performance and energy constraints. The main objective is to find the best choice for each cache specification which can minimize the vulnerability of L1 and L2 caches in NUCA architectures. The design space consists of 72 implementations, made up of combinations of different structures in the current NUCA specifications (cache organization, write policy, coherence protocol, inclusiveness, replacement policy, and network topology). Moreover, the effects of design implementations on reliability (as the main objective), performance, cache energy consumption, and interconnection traffic (as the constraints) have been investigated. (C) 2015 Elsevieritd. All rights reserved.
引用
收藏
页码:2439 / 2452
页数:14
相关论文
共 20 条
  • [1] Robust C-element design for soft-error mitigation
    Wey, I-Chyn
    Wu, Bing-Chen
    Peng, Chien-Chang
    Gong, Cihun-Siyong Alex
    Yu, Chang-Hong
    IEICE ELECTRONICS EXPRESS, 2015, 12 (10):
  • [2] Soft-Error Characterization and Mitigation Strategies for Edge Tensor Processing Units in Space
    Garrett, Tyler
    Roffe, Seth
    George, Alan
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2024, 60 (04) : 5481 - 5498
  • [3] Cost-Efficient Scheduling in High-Level Synthesis for Soft-Error Vulnerability Mitigation
    Hara-Azumi, Yuko
    Tomiyama, Hiroyuki
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 502 - 507
  • [4] Segmented bitline cache: Exploiting non-uniform memory access patterns
    Rao, Ravishankar
    Wenck, Justin
    Franklin, Diana
    Amirtharajah, Rajeevan
    Akella, Venkatesh
    HIGH PERFORMANCE COMPUTING - HIPC 2006, PROCEEDINGS, 2006, 4297 : 123 - +
  • [5] A non-uniform cache architecture for low power system design
    Ishihara, T
    Fallah, F
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 363 - 368
  • [6] Error estimation for non-uniform sampling in shift invariant space
    Luo, Shiping
    APPLICABLE ANALYSIS, 2007, 86 (04) : 483 - 496
  • [7] Modeling Non-Uniform Memory Access on Large Compute Nodes with the Cache-Aware Roofline Model
    Denoyelle, Nicolas
    Goglin, Brice
    Ilic, Aleksandar
    Jeannot, Emmanuel
    Sousa, Leonel
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2019, 30 (06) : 1374 - 1389
  • [8] An Investigation of Non-Uniform Error Cost Function Design in Automatic Speech Recognition
    Fu, Qiang
    Juang, Biing-Hwang
    SEVENTH INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND APPLICATIONS, PROCEEDINGS, 2008, : 168 - +
  • [9] ORBIT: Effective Issue Queue Soft-error Vulnerability Mitigation on Simultaneous Multithreaded Architectures using Operand Readiness-based Instruction Dispatch
    Fu, Xin
    Li, Tao
    Fortes, Jose
    20th International Symposium on Computer Architecture and High Performance Computing, Proceedings, 2008, : 71 - 78
  • [10] Design and Heavy-Ion Testing of MTJ/CMOS Hybrid LSIs for Space-Grade Soft-Error Reliability
    Watanabe, K.
    Shimada, T.
    Hirose, K.
    Shindo, H.
    Kobayashi, D.
    Tanigawa, T.
    Ikeda, S.
    Shinada, T.
    Koike, H.
    Endoh, T.
    Makino, T.
    Ohshima, T.
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,