Cryptographic Software IP Protection without Compromising Performance or Timing Side-channel Leakage

被引:2
|
作者
Biswas, Arnab Kumar [1 ]
机构
[1] Natl Univ Singapore, Elect & Comp Engn Dept, Singapore 117583, Singapore
关键词
Obfuscation; optimization; NCD; LLVM; timing side-channel; channel capacity; FPGA; ALGORITHM; CAPACITY;
D O I
10.1145/3443707
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Program obfuscation is a widely used cryptographic software intellectual property (IP) protection technique against reverse engineering attacks in embedded systems. However, very few works have studied the impact of combining various obfuscation techniques on the obscurity (difficulty of reverse engineering) and performance (execution time) of obfuscated programs. In this article, we propose a Genetic Algorithm (GA)-based framework that not only optimizes obscurity and performance of obfuscated cryptographic programs, but it also ensures very low timing side-channel leakage. Our proposed Timing Side Channel Sensitive Program Obfuscation Optimization Framework (TSC-SPOOF) determines the combination of obfuscation transformation functions that produce optimized obfuscated programs with preferred optimization parameters. In particular, TSC-SPOOF employs normalized compression distance (NCD) and channel capacity to measure obscurity and timing side-channel leakage, respectively. We also use RISC-V rocket core running on a Xilinx Zynq FPGA device as part of our framework to obtain realistic results. The experimental results clearly show that our proposed solution leads to cryptographic programs with lower execution time, higher obscurity, and lower timing side-channel leakage than unguided obfuscation.
引用
收藏
页数:20
相关论文
共 50 条
  • [1] Side-Channel Attacks on Cryptographic Software
    Lawson, Nate
    IEEE SECURITY & PRIVACY, 2009, 7 (06) : 65 - 68
  • [2] Electromagnetic Information Leakage for Side-Channel Analysis of Cryptographic Modules
    Homma, Naofumi
    Aoki, Takafumi
    Satoh, Akashi
    2010 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC 2010), 2010, : 97 - 102
  • [3] Side-Channel Leakage on Silicon Substrate of CMOS Cryptographic Chip
    Fujimoto, Daisuke
    Tanaka, Daichi
    Miura, Noriyuki
    Nagata, Makoto
    Hayashi, Yu-ichi
    Homma, Naofumi
    Bhasin, Shivam
    Danger, Jean-Luc
    2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), 2014, : 32 - 37
  • [4] Leakage Mapping: A Systematic Methodology for Assessing the Side-Channel Information Leakage of Cryptographic Implementations
    Cobb, William E.
    Baldwin, Rusty O.
    Laspe, Eric D.
    ACM TRANSACTIONS ON INFORMATION AND SYSTEM SECURITY, 2013, 16 (01)
  • [5] On the Unpredictability of SPICE Simulations for Side-Channel Leakage Verification of Masked Cryptographic Circuits
    Monta, Kazuki
    Nagata, Makoto
    Balasch, Josep
    Verbauwhede, Ingrid
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [6] Adversarial Black-Box Attacks with Timing Side-Channel Leakage
    Nakai, Tsunato
    Suzuki, Daisuke
    Omatsu, Fumio
    Fujino, Takeshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2021, E104A (01) : 143 - 151
  • [7] ORIGAMI: Folding Data Structures to Reduce Timing Side-Channel Leakage
    Rothstein-Morris, Eric
    Sun, Jun
    Chattopadhyay, Sudipta
    2022 20TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), 2022,
  • [8] Aiding side-channel attacks on cryptographic software with satisfiability-based analysis
    Potlapally, Nachiketh R.
    Raghunathan, Anand
    Ravi, Srivaths
    Jha, Niraj K.
    Lee, Ruby B.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (04) : 465 - 470
  • [9] Side-Channel Analysis of Cryptographic Software via Early-Terminating Multiplications
    Grossschaedl, Johann
    Oswald, Elisabeth
    Page, Dan
    Tunstall, Michael
    INFORMATION SECURITY AND CRYPTOLOGY - ISISC 2009, 2010, 5984 : 176 - +
  • [10] Power Noise Measurements of Cryptographic VLSI Circuits Regarding Side-Channel Information Leakage
    Fujimoto, Daisuke
    Miura, Noriyuki
    Nagata, Makoto
    Hayashi, Yuichi
    Homma, Naofumi
    Aoki, Takafumi
    Hori, Yohei
    Katashita, Toshihiro
    Sakiyama, Kazuo
    Thanh-Ho Le
    Bringer, Julien
    Bazargan-Sabet, Pirouz
    Bhasin, Shivam
    Danger, Jean-Luc
    IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (04): : 272 - 279