Output-Buffered All Optical Packet Switch

被引:0
|
作者
Das, G. [1 ]
Tucker, R. S. [1 ]
Leckie, C. [2 ]
Hinton, K. [1 ]
机构
[1] Univ Melbourne, ARC Special Res Ctr Ultra Broadband Informat Netw, Dept Elect & Elect Engn, Melbourne, Vic 3010, Australia
[2] Univ Melbourne, ARC Special Res Ctr, Ultra Broadband Informat Networks, Dept Comp Sci & Software Engn, Melbourne, Vic 3010, Australia
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a new first in first out (FIFO) all optical buffer that is functionally comparable to its electronic counterpart. We also propose an architecture for an output buffered optical packet switch using the new FIFO buffer, and compare the new switch with other existing all optical switching scheme.
引用
收藏
页码:49 / 51
页数:3
相关论文
共 50 条
  • [1] Optical fiber-delay-line buffer management in output-buffered photonic packet switch to support service differentiation
    Harai, Hiroaki
    Murata, Masayuki
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2006, 24 (08) : 108 - 116
  • [2] An Optical Implementation of Crosspoint Buffered Packet Switch
    Cai, Lin
    Li, C. Y.
    Wai, P. K. A.
    He, Yongqi
    Xu, Anshi
    2008 34TH EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION (ECOC), 2008,
  • [3] Analytical model for output-buffered Banyan networks
    Chan, KS
    Chan, S
    Ko, KT
    ELECTRONICS LETTERS, 1999, 35 (05) : 372 - 373
  • [4] PERFORMANCE OF VARIOUS INPUT-BUFFERED AND OUTPUT-BUFFERED ATM SWITCH DESIGN PRINCIPLES UNDER BURSTY TRAFFIC - SIMULATION STUDY
    LIEW, SC
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1994, 42 (2-4) : 1371 - 1379
  • [5] Performance of various input-buffered and output-buffered ATM switch design principles under bursty traffic: simulation study
    Liew, Soung C.
    IEEE Transactions on Communications, 1994, 42 (2 -4 pt 2) : 1371 - 1379
  • [6] Combined input and output all-optical variable buffered, switch architecture for future optical routers
    Yang, HJ
    Ben Yoo, SJ
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2005, 17 (06) : 1292 - 1294
  • [7] A refined model for performance analysis of output-buffered Banyan networks
    Chan, KS
    Chan, S
    Ko, KT
    Yeung, KL
    Wong, EWM
    TELECOMMUNICATION SYSTEMS, 2000, 13 (2-4) : 393 - 411
  • [8] CIXOB-κ:: Combined Input-Crosspoint-Output Buffered packet switch
    Rojas-Cessa, R
    Oki, E
    Chao, HJ
    GLOBECOM '01: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6, 2001, : 2654 - 2660
  • [9] Priority queue schedulers with approximate sorting in output-buffered switches
    Liebeherr, J
    Wrege, DE
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1999, 17 (06) : 1127 - 1144
  • [10] A refined model for performance analysis of output-buffered Banyan networks
    K.S. Chan
    Sammy Chan
    K.T. Ko
    Kwan L. Yeung
    Eric W.M. Wong
    Telecommunication Systems, 2000, 13 : 393 - 411