Novel methods for circuit worst-case tolerance analysis

被引：22

作者：

Tian, W ^{[1
]}

Ling, XT ^{[1
]}

Liu, RW ^{[1
]}

机构：

[1] UNIV NOTRE DAME,DEPT ELECT ENGN,NOTRE DAME,IN 46556

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS | 1996年 / 43卷 / 04期

关键词：

Algorithms - Electric network parameters - Electric network synthesis - Matrix algebra - Network components - Numerical methods - Optimization - Performance - Time domain analysis;

D O I：

10.1109/81.488806

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The method, presented in [1] for solving interval linear equations, is improved to meet the requirements of circuit worst-case tolerance analysis, Based on the solutions of interval linear equations, analytic algorithm and accurate algorithm are constructed, It is shown that the performances of two algorithms are complementary: Analytic algorithm runs faster than accurate algorithm, but has more interval expansion error, Techniques for ac tolerance analysis, time-domain tolerance analysis and de tolerance analysis are discussed respectively, Some examples and comparisons are given.

引用

页码：272 / 278

页数：7

共 50 条

[1] An approach to worst-case circuit analysis
Electronics and Instrumentation Department, University of Craiova, A. I. Cuza Street, No. 13, Craiova, CP 200585, Romania
不详
WSEAS Trans. Electron., 2007, 10 (237-244):
[2] WORST-CASE CIRCUIT DESIGN
ATKINS, JB
IEEE SPECTRUM, 1965, 2 (03) : 152 - &
[3] True worst-case circuit tolerance analysis using genetic algorithms and affine arithmetic
Femia, Nicola, 2000, IEEE, Piscataway, NJ, United States (47):
[4] True worst-case circuit tolerance analysis using genetic algorithms and affine arithmetic
Femia, N
Spagnuolo, G
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2000, 47 (09): : 1285 - 1296
[5] CIRCUIT ANALYSIS AND OPTIMIZATION DRIVEN BY WORST-CASE DISTANCES
ANTREICH, KJ
GRAEB, HE
WIESER, CU
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (01) : 57 - 71
[6] WORST-CASE ANALYSIS AND OPTIMIZATION OF VLSI CIRCUIT PERFORMANCES
DHARCHOUDHURY, A
KANG, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (04) : 481 - 492
[7] WORST-CASE AND STATISTICAL TOLERANCE ANALYSIS OF ELECTRICAL NETWORKS
SUITER, D
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1977, 31 (12): : 513 - 517
[8] ALGORITHMS FOR WORST-CASE TOLERANCE OPTIMIZATION
SCHJAERJACOBSEN, H
MADSEN, K
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (09): : 775 - 783
[9] Worst-case analysis
EDN, 13 (24):
[10] Worst-case analysis
Mancini, R
EDN, 1999, 44 (13) : 24 - 24

← 1 2 3 4 5 →