Adaptive supply voltage technique for low swing interconnects

被引:3
|
作者
Jeong, W [1 ]
Paul, BC [1 ]
Roy, K [1 ]
机构
[1] Purdue Univ, Dept Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/ASPDAC.2004.1337581
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increase in power consumption due to interconnects and the variation in delays (delay spread) among long interconnects are becoming important issues for design of high performance and low power circuits in scaled technologies. In this paper we propose an adaptive supply voltage technique for low swing interconnects. The proposed technique assigns different supply voltages to drive interconnects based on their delay. The voltage assignment is done only once during the initialization period of the circuit. Hence, there is no extra power consumption in the active mode. We also show that there is an optimum number of supply voltages required to achieve maximum power saving. Simulation results show that for a set of 64 buses we can achieve 42.8% and 55.9% reductions in the power consumption and delay spread, respectively.
引用
收藏
页码:284 / 287
页数:4
相关论文
共 50 条
  • [1] Adaptive low/high voltage swing CMOS driver for on-chip interconnects
    Garcia, Jose C.
    Montiel-Nelson, Juan A.
    Nooshabadi, Saeid
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 881 - +
  • [2] Low power adder with adaptive supply voltage
    Suzuki, H
    Jeong, W
    Roy, K
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 103 - 106
  • [3] Bootstrapped full-swing CMOS driver for low supply voltage operation
    Garcia, Jose C.
    Montiel-Nelson, Juan A.
    Nooshabadi, Saeid
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 408 - +
  • [4] Adaptive Supply Voltage Circuit Using Body Bias Technique
    Moradi, Farshad
    Wisland, Dag T.
    Mahmoodi, Hamid
    Cao, Tuan Vu
    Dooghabadi, Maliheh Zarre
    MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 215 - +
  • [5] A low-swing signaling circuit technique for 65nm on-chip interconnects
    Venkatraman, Vishak
    Anders, Mark
    Kaul, Himanshu
    Burleson, Wayne
    Krishnamurthy, Ram
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 289 - +
  • [6] Low Match-Line Voltage Swing Technique for Content Addressable Memory
    Mahendra, Telajala Venkata
    Hussain, Sheikh Wasmir
    Mishra, Sandeep
    Dandapat, Anup
    2019 7TH INTERNATIONAL CONFERENCE ON SMART COMPUTING & COMMUNICATIONS (ICSCC), 2019, : 325 - 329
  • [7] Low Swing TSV Signaling using Novel Level Shifters with Single Supply Voltage
    Fang, Shiwei
    Salman, Emre
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1965 - 1968
  • [8] An efficient low-swing multithreshold-voltage low-power design technique
    Rjoub, A
    Alrousan, M
    Aljarrah, O
    Koufopavlou, O
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2004, 13 (01) : 193 - 203
  • [9] Analysis of Adaptive Clocking Technique for Resonant Supply Voltage Noise Mitigation
    Whatmough, Paul N.
    Das, Shidhartha
    Bull, David M.
    2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 128 - 133
  • [10] Effectiveness of Adaptive Supply Voltage and Body Bias as Post-Silicon Variability Compensation Techniques for Full-Swing and Low-Swing On-Chip Communication Channels
    Paci, Giacomo
    Bertozzi, Davide
    Benini, Luca
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1404 - +