Multiplier Free Implementation of 8-tap Daubechies Wavelet Filters for Biomedical Applications

被引：3

作者：

Eminaga, Yaprak ^{[1
]}

Coskun, Adem ^{[1
]}

Kale, Izzet ^{[1
]}

机构：

[1] Univ Westminster, Appl DSP & VLSI Res Grp, London W1W 6UW, England

来源：

2017 FIRST NEW GENERATION OF CAS (NGCAS) | 2017年

关键词：

Biomedical applications; Discrete Wavelet Transform (DWT); Reconfigurable Multiplier Blocks (ReMB); multiplierless implementation; Daubechies wavelets; BLOCKS;

D O I：

10.1109/NGCAS.2017.63

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Due to an increasing demand for on-sensor biosignal processing in wireless ambulatory applications, it is crucial to reduce the power consumption and hardware cost of the signal processing units. Discrete Wavelet Transform (DWT) is very popular tool in artifact removal, detection and compression for time-frequency analysis of biosignals and can be implemented as two-branch filter bank. This work proposes a new, completely multiplier free filter architecture for implementing Daubechies wavelets which targets Field-Programmable-Gate-Array (FPGA) technologies by replacing multipliers with Reconfigurable Multiplier Blocks (ReMBs). The results have shown that the proposed technique reduces the hardware complexity by 25% in terms of Look-Up Table (LUT) count and can be used in low-cost embedded platforms for ambulatory physiological signal monitoring and analysis.

引用

页码：129 / 132

页数：4

共 20 条

[1] Lossless Implementation of Daubechies 8-tap Wavelet Transform
Wahid, Khan A.
Islam, Md. Ashraful
Ko, Seok-Bum
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2157 - 2160
[2] VLSI Architectures for the 4-Tap and 6-Tap 2-D Daubechies Wavelet Filters Using Algebraic Integers
Madishetty, Shiva Kumar
Madanayake, Arjuna
Cintra, Renato J.
Dimitrov, Vassil S.
Mugler, Dale H.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (06) : 1455 - 1468
[3] VLSI Implementation of an improved multiplier for FFT Computation in Biomedical Applications
Ajay, Arathi
Lourde, R. Mary
2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 68 - 73
[4] VLSI Implementation of an improved multiplier for FFT Computation in Biomedical Applications
Ajay, Arathi
Lourde, R. Mary
2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT), 2015, : 6 - 12
[5] VLSI Architectures for the 4-Tap and 6-Tap 2-D Daubechies Wavelet Filters using Pipelined Direct Mapping Method
Sangeetha, P.
Karthik, M.
KalavathiDevi, T.
2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
[6] A New Design and VLSI Implementation of Symmetric Daubechies Wavelet Filter Bank for Image Processing Applications
Samantaray, Aswini K.
Rahulkar, Amol D.
Sahoo, Satyajeet
Gorre, Pradeep
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2025, : 3625 - 3640
[7] Digital implementation of filters for nuclear applications using the discrete wavelet transform
GarciaBelmonte, G
Perez, JM
FernandezMarron, JL
Bisquert, J
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1996, 380 (1-2): : 376 - 380
[8] Digital implementation of filters for nuclear applications using the discrete wavelet transform
Universitat Jaume I, Castello, Spain
Nucl Instrum Methods Phys Res Sect A, 1-2 (376-380):
[9] A New Approach to the Design and Implementation of a Family of Multiplier Free Orthogonal Wavelet Filter Banks
Samantaray, Aswini K.
Edavoor, Pranose J.
Rahulkar, Amol D.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2022, 32 (04) : 1942 - 1954
[10] Automotive-Range Characterization of a 11 Gb/s Transceiver for Automotive Microcontroller Applications with 8-Tap FFE, 1-Tap Unrolled/3-Tap DFE and Offset-Compensated Samplers
D'Ampolo, Dylan
Bandiziol, Andrea
Menin, Davide
Grollitsch, Werner
Nonis, Roberto
Palestri, Pierpaolo
2019 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2019), 2019, : 225 - 228

← 1 2 →