Assumption coverage under different failure modes in the time-triggered architecture

被引:0
|
作者
Bauer, G [1 ]
Kopetz, H [1 ]
Puschner, P [1 ]
机构
[1] Vienna Univ Technol, Real Time Syst Grp, A-1040 Vienna, Austria
来源
ETFA 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, VOL 1, PROCEEDINGS | 2001年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The Time-Triggered Architecture (TTA) is a distributed computer architecture for highly dependable real-time systems. The core building block of the TTA is the communications protocol TTP/C. This protocol has been designed to provide non-faulty nodes with consistent data in the presence of faulty nodes. To achieve this consistency the protocol assumes that a fault is either a reception fault or a consistent send fault of some node. Although the communications protocol of the TTA uses this rather optimistic failure mode assumption, the TTA can isolate and tolerate a broader class of faults. This is possible by making intensive use of the static knowledge present in a TTA distributed computer system. This off-line available knowledge allows to build interconnection networks which transform failure modes of nodes into failure modes the communications protocol can deal with. This paper will discuss three alternative implementations of interconnection networks for the TTA which have been designed to meet different failure mode assumptions.
引用
收藏
页码:333 / 341
页数:9
相关论文
共 50 条
  • [1] Multiple failure correction in the time-triggered architecture
    Steiner, W
    Paulitsch, M
    Kopetz, H
    NINTH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, 2004, : 347 - 354
  • [2] The time-triggered architecture
    Kopetz, H
    Bauer, G
    PROCEEDINGS OF THE IEEE, 2003, 91 (01) : 112 - 126
  • [3] The Time-Triggered Architecture
    Kopetz, H
    FIRST INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING (ISORC '98), 1998, : 22 - 29
  • [4] DECOS: an integrated time-triggered architecture
    Obermaisser, R.
    Peti, P.
    Huber, B.
    El Salloum, C.
    ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2006, 123 (03): : 83 - 95
  • [5] Mode handling in the time-triggered architecture
    Kopetz, H
    Nossal, R
    Hexel, R
    Krüger, A
    Millinger, D
    Pallierer, R
    Temple, C
    Krug, M
    DISTRIBUTED COMPUTER CONTROL SYSTEMS 1997 (DCCS'97), 1997, : 11 - 16
  • [6] The fault hypothesis for the time-triggered architecture
    Kopetz, H
    BUILDING THE INFORMATION SOCIETY, 2004, 156 : 221 - 233
  • [7] Mode handling in the Time-Triggered Architecture
    Kopetz, H
    Nossal, R
    Hexel, R
    Kruger, A
    Millinger, D
    Pallierer, R
    Temple, C
    Krug, M
    CONTROL ENGINEERING PRACTICE, 1998, 6 (01) : 61 - 66
  • [8] Transparent redundancy in the time-triggered architecture
    Bauer, G
    Kopetz, H
    DSN 2000: INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2000, : 5 - 13
  • [9] Investigating connector faults in the time-triggered architecture
    Peti, P.
    Obermaisser, R.
    Paulitsch, H.
    2006 IEEE CONFERENCE ON EMERGING TECHNOLOGIES & FACTORY AUTOMATION, VOLS 1 -3, 2006, : 312 - +
  • [10] The Time-Triggered System-on-a-Chip Architecture
    Obermaisser, Roman
    El Sallourn, Christian
    Huber, Bernhard
    Kopetz, Hermann
    2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 1506 - 1512