A hybrid heuristic algorithm for HW-SW partitioning within timed automata

被引：0
|
作者：
Pu, Geguang [1 ]
Chong, Zhang
Qiu, Zongyan
Lin, Zuoquan
He Jifeng
机构：
[1] E China Normal Univ, Software Engn Inst, Shanghai 200062, Peoples R China
[2] Peking Univ, LMAM, Dept Informat, Sch Math, Beijing 100871, Peoples R China
来源：
KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT 1, PROCEEDINGS | 2006年 / 4251卷
关键词：
hardware/software partitioning; timed automata; GRASP; tabu search; scheduling algorithm;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Hardware/Software (HW-SW) partitioning is a critical problem in co-design of embedded systems. This paper focuses on the synchronous system model, and formalizes the partitioning problem using timed automata (TA), which captures the key elements of the partitioning problem. Based on the TA model, we propose a hybrid heuristic algorithm to obtain near-optimal solutions effectively and efficiently. The experiments conducted show that our approach can deal with large applications with hundreds of nodes in task graph.
引用
收藏
页码：459 / 466
页数：8
相关论文
共 26 条
  • [1] Integrating timed automata into tabu algorithm for HW-SW partitioning
    Pu, Geguang
    Chong, Zhang
    Qiu, Zongyan
    He, Jifeng
    Yi, Wang
    ICECCS 2006: 11TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS, PROCEEDINGS, 2006, : 131 - +
  • [2] HW-SW partitioning based on genetic algorithm
    Zou, Y
    Zhuang, ZQ
    Chen, HH
    CEC2004: PROCEEDINGS OF THE 2004 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2004, : 628 - 633
  • [3] An iterative algorithm for partitioning and scheduling of area constrained HW-SW systems
    Chatha, KS
    Vemuri, R
    TENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS, 1999, : 134 - 139
  • [4] Efficient search space exploration for HW-SW partitioning
    Banerjee, S
    Dutt, N
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 122 - 127
  • [5] Timed HW-SW cosimulation using native execution of OS and application SW
    Bacivarov, M
    Yoo, S
    Jerraya, AA
    SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 51 - 56
  • [6] Research on Parallel HW/SW Partitioning Based on Hybrid PSO Algorithm
    Wu, Yue
    Zhang, Hao
    Yang, Hongbin
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PROCEEDINGS, 2009, 5574 : 449 - 459
  • [7] Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration
    Banerjee, Sudarshan
    Bozorgzadeh, Elaheh
    Dutt, Nikil D.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (11) : 1189 - 1202
  • [8] A platform for mixed HW/SW algorithm specifications for the exploration of SW and HW partitioning
    Lucarz, Christophe
    Mattavelli, Marco
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 485 - +
  • [9] Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration
    Banerjee, S
    Bozorgzadeh, E
    Dutt, N
    42nd Design Automation Conference, Proceedings 2005, 2005, : 335 - 340
  • [10] A HW/SW partitioning algorithm for dynamically reconfigurable architectures
    Noguera, J
    Badia, RM
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 729 - 734
123