Software for Explicitly Parallel Memory-Centric Processor Architecture

被引：0
|
作者：
Dokoski, Goce [1 ]
Efnusheva, Danijela [1 ]
Tentov, Aristotel [1 ]
Kalendar, Marija [1 ]
机构：
[1] SS Cyril & Methodius Univ, Fac Elect Engn & Informat Technol, Karpos II Bb,POB 574, Skopje 1000, North Macedonia
来源：
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON APPLIED INNOVATIONS IN IT | 2015年 / 3卷
关键词：
Explicit parallelism; memory-centric; high-performance computing; assembler; simulator;
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
Advances in computer memory technology justify research towards new and different views on computer organization. This paper proposes a novel memory-centric computing architecture with the goal to merge memory and processing elements in order to provide better conditions for parallelization and performance. The paper introduces the architectural concepts and afterwards shows the design and implementation of a corresponding assembler and simulator.
引用
收藏
页码：37 / 40
页数：4
相关论文
共 50 条
  • [1] Design of Processor in Memory with RISC-modified Memory-Centric Architecture
    Efnusheva, Danijela
    Tentov, Aristotel
    CYBERNETICS AND MATHEMATICS APPLICATIONS IN INTELLIGENT SYSTEMS, CSOC2017, VOL 2, 2017, 574 : 70 - 81
  • [2] FPGA implementation of RISC-based memory-centric processor architecture
    Efnusheva D.
    International Journal of Advanced Computer Science and Applications, 2019, 10 (09): : 6 - 17
  • [3] Memory-centric security architecture
    Shi, Weidong
    Lu, Chenghuai
    Lee, Hsien-Hsin S.
    TRANSACTIONS ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS I, 2007, 4050 : 95 - +
  • [4] Memory-centric security architecture
    Shi, WD
    Lu, CH
    Lee, HHS
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPLIERS, PROCEEDINGS, 2005, 3793 : 153 - 168
  • [5] FPGA Implementation of RISC-based Memory-centric Processor Architecture
    Efnusheva, Danijela
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2019, 10 (09) : 6 - 17
  • [6] Memory-centric Architecture for Disaggregated Computers
    Ishizaki T.
    Yamabe Y.
    NTT Technical Review, 2021, 19 (07): : 65 - 69
  • [7] Muulti-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture
    Hong, Byungchul
    Ro, Yeonju
    Kim, John
    2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2018, : 682 - 695
  • [8] Memory-Centric Communication Architecture for Reconfigurable Computing
    Chang, Kyungwook
    Choi, Kiyoung
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 400 - 405
  • [9] A Survey of Memory-Centric Energy Efficient Computer Architecture
    Zhang, Changwu
    Sun, Hao
    Li, Shuman
    Wang, Yaohua
    Chen, Haiyan
    Liu, Hengzhu
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2023, 34 (10) : 2657 - 2670
  • [10] A Novel Memory-centric Architecture and Organization of Processors and Computers
    Efnusheva, Danijela
    Dokoski, Goce
    Tentov, Aristotel
    Kalendar, Marija
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON APPLIED INNOVATIONS IN IT, 2015, 3 : 47 - 53
12345