共 50 条
- [1] An optimized GPU-based 2D convolution implementation CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2016, 28 (16): : 4291 - 4304
- [2] 2D or not 2D? Adaptive 3D Convolution Selection for Efficient Video Recognition 2021 IEEE/CVF CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, CVPR 2021, 2021, : 6151 - 6160
- [3] An efficient implementation of a 2D DWT on FPGA 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 222 - 227
- [5] Design and implementation of a 2D convolution core for video applications on FPGAs THIRD INTERNATIONAL WORKSHOP ON DIGITAL AND COMPUTATIONAL VIDEO, PROCEEDINGS, 2002, : 85 - 92
- [6] Efficient Implementation of 2-D Convolution on DRRA and DiMArch Architectures THE PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, HEART 2023, 2023, : 86 - 92
- [7] Area-Efficient Splitting Mechanism for 2D Convolution on FPGA RECENT TRENDS IN COMMUNICATION AND INTELLIGENT SYSTEMS, ICRTCIS 2019, 2020, : 165 - 173
- [9] MRC Implementation of Super MDS for Efficient 2D Localization 2017 14TH WORKSHOP ON POSITIONING, NAVIGATION AND COMMUNICATIONS (WPNC), 2017,
- [10] Two efficient structures for 2D digital filter implementation IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (06): : 641 - 648