Wafer to Wafer Bonding Using Electroplated Co-Sn Solder Layer

被引:0
|
作者
Kim, S. H. [1 ]
Yu, Jin [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Mater Sci & Eng, Taejon 305701, South Korea
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wafer to wafer bonding has many advantages in MEMS, optoelectronics, and other packaging applications where low temperature (<= 450 degrees C) bonding is essential to avoid thermal stress and defect generation. For these reasons, a number of wafer bonding techniques using Sn based low temperature solder were reported. The wafer bonding using Co-Sn solder layer was investigated in that context. Hence, two wafers were bonded with electroplated Co and Sn layer at varying temperature (200, 300, 350 degrees C) for varying times. During the bonding, electroplated Co and Sn layer transformed into the CoSn3, but voids were founded in the middle of the bonded layer at 250 and 300 degrees C and only the bonding 350 degrees C was void free. Subsequent die shear test showed superior shear strength of specimen bonded at 350 degrees C. The shear strength depended mostly on the bonding temperature and not on the reflow time.
引用
收藏
页码:313 / 316
页数:4
相关论文
共 50 条
  • [1] Fluxless wafer-to-wafer bonding in vacuum using electroplated Sn-rich Sn-Ag dual-layer structure
    Wang, Pin J.
    Kim, Jong S.
    Lee, Chin C.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1290 - +
  • [2] Fluxless wafer bonding in vacuum using electroplated Sn-Ag layers
    Wang, Pinjan
    Kim, Jong Sung
    Lee, Chin C.
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (02): : 155 - 159
  • [3] Wafer-to-wafer bonding of nonplanarized MEMS surfaces using solder
    Sparks, D
    Queen, G
    Weston, R
    Woodward, G
    Putty, M
    Jordan, L
    Zarabadi, S
    Jayakar, K
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2001, 11 (06) : 630 - 634
  • [4] The morphologies and compositions of electroplated solder bumps on a silicon wafer
    Lin, KL
    Chang, SY
    PLATING AND SURFACE FINISHING, 1996, 83 (06): : 58 - 61
  • [5] Low temperature Al based wafer bonding using Sn as intermediate layer
    Zhu, Zhiyuan
    Yu, Min
    Zhu, Yingwei
    Wang, Peiquan
    Liu, Chenchen
    Wang, Wei
    Miao, Min
    Chen, Jing
    Jin, Yufeng
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 127 - 130
  • [6] Wafer bonding using Cu–Sn intermetallic bonding layers
    C. Flötgen
    M. Pawlak
    E. Pabo
    H. J. van de Wiel
    G. R. Hayes
    V. Dragoi
    Microsystem Technologies, 2014, 20 : 653 - 662
  • [7] Effect of TEOS layer on wafer warpage for wafer-to-wafer bonding
    Feng, Wei
    Shimamoto, Haruo
    Kikuchi, Katsuya
    MICROELECTRONICS RELIABILITY, 2025, 165
  • [8] Wafer bonding using Cu-Sn intermetallic bonding layers
    Floetgen, C.
    Pawlak, M.
    Pabo, E.
    van de Wiel, H. J.
    Hayes, G. R.
    Dragoi, V.
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2014, 20 (4-5): : 653 - 662
  • [9] Study of Ag-In solder as low temperature wafer bonding intermediate layer
    Made, Riko I.
    Gan, Chee Lip
    Lee, Chengkuo
    Yan, Li Ling
    Yu, Aibin
    Yoon, Seung Wook
    Lau, John H.
    RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS VII, 2008, 6884
  • [10] Silicon layer transfer using wafer bonding and debonding
    Colinge, C
    Roberds, B
    Doyle, B
    JOURNAL OF ELECTRONIC MATERIALS, 2001, 30 (07) : 841 - 844