Hybrid Josephson-CMOS memory: a solution for the Josephson memory problem

被引：0
|
作者：
Van Duzer, T [1 ]
Feng, YJ
Meng, XF
Whiteley, SR
Yoshikawa, N
机构：
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[2] Yokohama Natl Univ, Dept Elect & Comp Engn, Yokohama, Kanagawa 240, Japan
来源：
SUPERCONDUCTOR SCIENCE & TECHNOLOGY | 2002年 / 15卷 / 12期
关键词：
D O I：
暂无
中图分类号：
O59 [应用物理学];
学科分类号：
摘要：
The history of the development of superconductive memory for Josephson digital systems is presented along with the several current proposals. The main focus is on a proposed combination of the highly developed CMOS memory technology with Josephson peripheral circuits to achieve memories of significant size with subnanosecond access time. Background material is presented on the cryogenic operation of CMOS. Simulations and experiments on components of memory with emphasis on the important input interface amplifier are presented.
引用
收藏
页码：1669 / 1674
页数：6
相关论文
共 50 条
  • [1] Josephson-CMOS Hybrid Memory With Nanocryotrons
    Tanaka, Masamitsu
    Suzuki, Masato
    Konno, Gen
    Ito, Yuki
    Fujimaki, Akira
    Yoshikawa, Nobuyuki
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2017, 27 (04)
  • [2] Hybrid Josephson-CMOS Memory in Advanced Technologies and Larger Sizes
    Liu, Q.
    Van Duzer, T.
    Fujiwara, K.
    Yoshikawa, N.
    7TH EUROPEAN CONFERENCE ON APPLIED SUPERCONDUCTIVITY (EUCAS'05), 2006, 43 : 1171 - 1174
  • [3] Simulation and measurements on a 64-kbit hybrid Josephson-CMOS memory
    Liu, Q
    Van Duzer, T
    Meng, X
    Whiteley, SR
    Fujiwara, K
    Tomida, T
    Yoshikawa, N
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (02) : 415 - 418
  • [4] HYBRID JOSEPHSON-CMOS FIFO
    FELDMAN, AR
    VANDUZER, T
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1995, 5 (02) : 2648 - 2651
  • [5] Hybrid Josephson-CMOS FIFO
    Univ of California at Berkeley, Berkeley, United States
    IEEE Trans Appl Supercond, 2 pt 3 (2648-2651):
  • [6] Josephson-CMOS hybrid memory with ultra-high-speed interface circuit
    Feng, YJ
    Meng, X
    Whiteley, SR
    Van Duzer, T
    Fujiwara, K
    Miyakawa, H
    Yoshikawa, N
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2003, 13 (02) : 467 - 470
  • [7] Latency and power measurements on a 64-kb hybrid Josephson-CMOS memory
    Liu, Q.
    Fujiwara, K.
    Meng, X.
    Whiteley, S. R.
    Van Duzer, T.
    Yoshikawa, N.
    Thakahashi, Y.
    Hikida, T.
    Kawai, N.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2007, 17 (02) : 526 - 529
  • [8] Demonstration of a Single-Flux-Quantum Microprocessor Operating With Josephson-CMOS Hybrid Memory
    Hironaka, Yuki
    Yamanashi, Yuki
    Yoshikawa, Nobuyuki
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2020, 30 (07)
  • [9] Design and Implementation of a Single Flux Quantum Logic-Based Memory Controller for Josephson-CMOS Hybrid Memory Systems
    Demirhan, Seda
    Bozbey, Ali
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2020, 30 (07)
  • [10] Experimental Demonstration of 1.2-Gb/s/Channel Readout Operation of Josephson-CMOS Hybrid Memory
    Hironaka, Yuki
    Yoshikawa, Nobuyuki
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2025, 35 (01)
12345