Feasibility of surface activated bonding for ultra-fine pitch interconnection - A new concept of bump-less direct bonding for system level packaging

被引:44
|
作者
Suga, T [1 ]
机构
[1] Univ Tokyo, Res Ctr Sci & Technol, Tokyo 1538904, Japan
关键词
D O I
10.1109/ECTC.2000.853235
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the present study a method of ultra-high density interconnection, the surface activation (SAB) method is introduced. Also for the next generation of packaging, which might bridge to grobal interconnection on chip, a concept of bump-less bonding is proposed. The bumpless bonding will be espetially suitable and inevitable for dta-high density interconnection when it will conver the range of mu m size. For such bonding requires at the same time, conbinations of a ultra-thin chip and a flexible substrate. The surface activated bonding method enables the metals and non-metallic materials to be bonded at room temperature only by contac. Some fundamental experiments and preliminary results of examination of the feasibility of the method far Cu and Cu direct bonding are presented.
引用
收藏
页码:702 / 705
页数:2
相关论文
共 8 条
  • [1] Room temperature bonding of ultra-fine pitch and low-profiled Cu electrodes for bump-less interconnect
    Shigetou, A
    Itoh, T
    Matsuo, M
    Hayasaka, N
    Okumura, K
    Suga, T
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 848 - 852
  • [2] Ultra-Fine Pitch Cu-Cu bonding of 6pm Bump Pitch for 2.5D application
    Chong, Ser Choong
    Xie, Ling
    Wickramanayaka, Sunil
    Sekhar, Vasarla Nagendra
    Cereno, Daniel Ismael
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 102 - 106
  • [3] Optimized ultra-thin manganin alloy passivated fine-pitch damascene compatible bump-less Cu-Cu bonding at sub 200 °C for three-dimensional Integration applications
    Panigrahi, Asisa Kumar
    Kumar, C. Hemanth
    Bonam, Satish
    Ghosh, Tamal
    Vanjari, Siva Rama Krishna
    Singh, Shiv Govind
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (02)
  • [4] Metal-Alloy Cu Surface Passivation Leads to High Quality Fine-Pitch Bump-Less Cu-Cu Bonding for 3D IC and Heterogeneous Integration Applications
    Panigrahi, Asisa Kumar
    Kumar, C. Hemanth
    Bonam, Satish
    Brince, Paul K.
    Ghosh, Tamal
    Paul, Nirupam
    Vanjari, Siva Rama Krishna
    Singh, Shiv Govind
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1561 - 1566
  • [5] Wafer Level Underfill Study for High Density Ultra-fine Pitch Cu-Cu Bonding for 3D IC Stacking
    Xie, Ling
    Wickramanayaka, Sunil
    Jung, Boo Yung
    Li, Jerry Aw Jie
    Jung-Kai, Lim
    Ismael, Daniel
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 400 - 404
  • [6] Demonstration of Ni-free Surface Finishing with IGEPIG for Solid-State Diffusion Bonding on Ultra-fine Pitch Chip-on-Film (COF)
    Pun, Kelvin P. L.
    Rotanson, Jason
    Dhaka, Navdeep S.
    Cheung, Chee-Wah
    Chan, Alan H. S.
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 924 - 931
  • [7] A new wafer-bonder of ultra-high precision using surface activated bonding (SAB) concept
    Suga, T
    Howlader, MMR
    Itoh, T
    Inaka, C
    Arai, Y
    Yamauchi, A
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1013 - 1018
  • [8] Simultaneous Molding and Under-filling for Void Free Process to Encapsulate Fine Pitch Micro Bump Interconnections of Chip-to-Wafer (C2W) Bonding in Wafer Level Packaging
    Sorono, Dexter Velez
    Vempati, Srinivasa Rao
    Bu, Lin
    Chong, Ser Choong
    Liang, Calvin Teo Wei
    Wei, Seit Wen
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 67 - 72