Late Breaking Results: Waveform-based Performance Analysis of RISC-V Processors

被引：3
|
作者：
Klemmer, Lucas [1 ]
Grosse, Daniel [1 ]
机构：
[1] Johannes Kepler Univ Linz, Inst Complex Syst, Linz, Austria
来源：
PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022 | 2022年
关键词：
D O I：
10.1145/3489517.3530623
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper, we demonstrate the use of the open-source domain specific language WAL to analyze performance metrics of RISC-V processors. TheWAL programs calculate these metrics by evaluating the processors signals while "walking" over the simulation waveform (VCD). The presented WAL programs are flexible and generic, and can be easily adapted to different RISC-V cores.
引用
收藏
页码：1404 / 1405
页数：2
相关论文
共 50 条
  • [1] Rapid RISC: Fast Customization of RISC-V Processors
    Donofrio, David D.
    Leidel, John D.
    OPEN ARCHITECTURE/OPEN BUSINESS MODEL NET-CENTRIC SYSTEMS AND DEFENSE TRANSFORMATION 2022, 2022, 12119
  • [2] ANN-based Performance Estimation of Embedded Software for RISC-V Processors
    Zhang, Weiyan
    Goli, Mehran
    Mahzoon, Alireza
    Drechsler, Rolf
    2022 IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, RSP, 2022, : 22 - 28
  • [3] CNN Specific ISA Extensions Based on RISC-V Processors
    Yu, Xiang
    Yang, Zhijie
    Peng, Linghui
    Lin, Bo
    Yang, Wenjing
    Wang, Lei
    2022 5TH INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS AND SIMULATION (ICCSS 2022), 2022, : 116 - 120
  • [4] RISC-V Processors for Spaceflight Embedded Platforms
    Malone, Steven
    Saenz, Patrick
    Phelan, Patrick
    2023 IEEE AEROSPACE CONFERENCE, 2023,
  • [5] RISC-V processors design: a methodology for crores development
    Barriga, Angel
    2020 XXXV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2020,
  • [6] Structured DFT Development Approach for Chisel-Based High Performance RISC-V Processors
    Zhang, Bin
    Cai, Ye
    He, Zhiheng
    Liang, Sen
    He, Wei
    2023 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA, 2023,
  • [7] Towards Developing High Performance RISC-V Processors Using Agile Methodology
    Xu, Yinan
    Yu, Zihao
    Tang, Dan
    Chen, Guokai
    Chen, Lu
    Gou, Lingrui
    Jin, Yue
    Li, Qianruo
    Li, Xin
    Li, Zuojun
    Lin, Jiawei
    Liu, Tong
    Liu, Zhigang
    Tan, Jiazhan
    Wang, Huaqiang
    Wang, Huizhe
    Wang, Kaifan
    Zhang, Chuanqi
    Zhang, Fawang
    Zhang, Linjuan
    Zhang, Zifei
    Zhao, Yangyang
    Zhou, Yaoyang
    Zhou, Yike
    Zou, Jiangrui
    Cai, Ye
    Huan, Dandan
    Li, Zusong
    Zhao, Jiye
    Chen, Zihao
    He, Wei
    Quan, Qiyuan
    Liu, Xingwu
    Wang, Sa
    Shi, Kan
    Sun, Ninghui
    Bao, Yungang
    2022 55TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2022, : 1178 - 1199
  • [8] Formal Verification of Security Properties on RISC-V Processors
    Chuah, Czea Sie
    Appold, Christian
    Leinmueller, Tim
    Proceedings - 2023 21st ACM/IEEE International Symposium on Formal Methods and Models for System Design, MEMOCODE 2023, 2023, : 159 - 168
  • [9] SLM ISA and Hardware Extensions for RISC-V Processors
    Ghasemi, S. Maryam
    Meschkov, Sergej
    Krautter, Jonas
    Gnad, Dennis R. E.
    Tahoori, Mehdi B.
    2023 IEEE 29TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN, IOLTS, 2023,
  • [10] Formal Verification of Security Properties on RISC-V Processors
    Chuah, Czea Sie
    Appold, Christian
    Leinmueller, Tim
    2023 21ST ACM-IEEE INTERNATIONAL SYMPOSIUM ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, MEMOCODE, 2023, : 159 - 168
12345