共 50 条
- [1] Modeling of Doping Effects in Surface Potential Based Compact Model of Fully Depleted SOI MOSFET 2021 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2021), 2021, : 289 - 292
- [2] A surface-potential-based non-charge-sheet core model for fully depleted SOI MOSFET EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 569 - 572
- [4] Ultra-thin SOI/BOX Layers and Next Generations Planar Fully Depleted Substrates SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 2, 2012, 45 (06): : 227 - 230
- [7] Comparison and generalization of recent surface potential models for fully depleted SOI MOSFET's 1996 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1996, : 29 - 32
- [10] A FULLY DEPLETED LEAN-CHANNEL TRANSISTOR(DELTA) - A NOVEL VERTICAL ULTRA THIN SOI MOSFET 1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 833 - 836