Vertical nanowire III-V MOSFETs with improved high-frequency gain

被引：13

作者：

Kilpi, O. -P. ^{[1
]}

Hellenbrand, M. ^{[1
]}

Svensson, J. ^{[1
]}

Lind, E. ^{[1
]}

Wernersson, L. -E. ^{[1
]}

机构：

[1] Lund Univ, Dept Elect & Informat Technol, Box 118, S-22100 Lund, Sweden

来源：

ELECTRONICS LETTERS | 2020年 / 56卷 / 13期

基金：

欧盟地平线“2020”; 瑞典研究理事会;

关键词：

gallium arsenide; III-V semiconductors; indium compounds; nanowires; MOSFET; nanoelectronics; semiconductor heterojunctions; semiconductor quantum wires; vertical nanowire III-V MOSFET; improved high-frequency gain; high-frequency performance; gate-last configuration; device architecture; power gain; asymmetric capacitances; vertical heterostructure nanowire MOSFET; size; 120; 0; nm; frequency; GHz; 130; 20; gain; 14; 4; dB; Si; InAs-InGaAs; TRANSCONDUCTANCE;

D O I：

10.1049/el.2020.0266

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

High-frequency performance of vertical InAs/InGaAs heterostructure nanowire MOSFETs on Si is demonstrated for the first time for a gate-last configuration. The device architecture allows highly asymmetric capacitances, which increases the power gain. A device withL(g)= 120 nm demonstratesf(T)= 120 GHz,f(max)= 130 GHz and maximum stable gain (MSG) = 14.4 dB at 20 GHz. These metrics demonstrate the state-of-the-art performance of vertical nanowire MOSFETs.

引用

页码：669 / 671

页数：3

共 50 条

[1] High frequency III-V nanowire MOSFETs
Lind, Erik
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (09)
[2] Low-frequency noise in nanowire and planar III-V MOSFETs
Hellenbrand, Markus
Kilpi, Olli-Pekka
Svensson, Johannes
Lind, Erik
Wernersson, Lars-Erik
MICROELECTRONIC ENGINEERING, 2019, 215
[3] Low-Frequency Noise in III-V Nanowire TFETs and MOSFETs
Hellenbrand, Markus
Memisevic, Elvedin
Berg, Martin
Kilpi, Olli-Pekka
Svensson, Johannes
Wernersson, Lars-Erik
IEEE ELECTRON DEVICE LETTERS, 2017, 38 (11) : 1520 - 1523
[4] A High-Frequency Transconductance Method for Characterization of High-κ Border Traps in III-V MOSFETs
Johansson, Sofia
Berg, Martin
Persson, Karl-Magnus
Lind, Erik
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (02) : 776 - 781
[5] Performance, Analysis, and Modeling of III-V Vertical Nanowire MOSFETs on Si at Higher Voltages
Andric, Stefan
Kilpi, Olli-Pekka
Ram, Mamidala Saketh
Svensson, Johannes
Lind, Erik
Wernersson, Lars-Erik
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (06) : 3055 - 3060
[6] Increased Breakdown Voltage in Vertical Heterostructure III-V Nanowire MOSFETs With a Field Plate
Kilpi, Olli-Pekka
Andric, Stefan
Svensson, Johannes
Ram, Mamidala Saketh
Lind, Erik
Wernersson, Lars-Erik
IEEE ELECTRON DEVICE LETTERS, 2021, 42 (11) : 1596 - 1598
[7] III-V Nanowire MOSFETs in RF-Applications
Wernersson, L. -E.
STATE-OF-THE-ART PROGRAM ON COMPOUND SEMICONDUCTORS 56 (SOTAPOCS 56), 2014, 64 (17): : 69 - 73
[8] High-Performance Vertical III-V Nanowire MOSFETs on Si With gm > 3 mS/μm
Kilpi, Olli-Pekka
Hellenbrand, Markus
Svensson, Johannes
Persson, Axel R.
Wallenberg, Reine
Lind, Erik
Wernersson, Lars-Erik
IEEE ELECTRON DEVICE LETTERS, 2020, 41 (08) : 1161 - 1164
[9] Towards vertical III-V nanowire devices
Borgstrom, Magnus T.
Immink, George
Ketelaars, Bas
Verheijen, Marcel A.
Algra, Rienk
Bakkers, Erik P. A. M.
PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 343 - 343
[10] Low-Power Resistive Memory Integrated on III-V Vertical Nanowire MOSFETs on Silicon
Ram, Mamidala Saketh
Persson, Karl-Magnus
Borg, Mattias
Wernersson, Lars-Erik
IEEE ELECTRON DEVICE LETTERS, 2020, 41 (09) : 1432 - 1435

← 1 2 3 4 5 →