Performance Investigation on SVPWM Sequences Based on Reduced Common-Mode Voltage in Dual Three-Phase Asymmetrical Machine

被引:18
|
作者
Abid, Mansuri E. [1 ]
Shaikh, Mo Suhel [2 ]
Maurya, Rakesh [1 ]
机构
[1] Sardar Vallabhbhai Natl Inst Technol, Dept Elect Engn, Surat 395007, India
[2] RNG Patel Inst Technol, Dept Elect Engn, Bardoli 394601, India
关键词
Switches; Pulse width modulation; Support vector machines; Harmonic analysis; Stator windings; Induction motors; Electric potential; Common Mode Voltage; DTAIM; HDF; Stator current ripple and THD; SPACE-VECTOR PWM; INDUCTION-MOTOR DRIVES; MODULATION TECHNIQUES; HARMONIC DISTORTION; SWITCHING RIPPLE; INVERTERS; SCHEMES;
D O I
10.1109/TEC.2021.3069019
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
This paper presents Space Vector Modulation (SVM) sequences that reduce Common Mode Voltage (CMV) in Dual Three-phase Asymmetrical Induction Motor (DTAIM). At first, two existing SVM techniques such as Reference SVM (RSVM) and CMV1 are studied. Additionally, three new switching sequences are developed as CMV2, CMV3 and DCMV3, which reduce peak magnitude of CMV by 66.8% in comparison with RSVM technique. In SVM techniques, to obtain least CMV, zero vectors are usually replaced by two opposite large Active voltage Vectors (AV) with equal time duration. In such topologies like CMV1, total six AVs are utilized to synthesize the reference vector. The proposed SVM technique CMV2 utilizes only five large AVs to synthesize the reference vector and reduces CMV. Selection of five neighbouring AVs is reflected in reduction of harmonic flux trajectories and stator current ripple in proposed techniques. Additionally, two more switching sequences (CMV3 and DCMV3) are developed related to utilization of specific zero voltage vectors in all sectors (7 and 56) that produce zero CMV. These two switching sequences also provide easy implementation feature during the development of c-code program. In this study, CMV and stator current ripple are considered as performance parameters for different SVM techniques. All SVM techniques are analysed by analytical results, computer simulations, and using prototype test setup of DTAIM fed by Dual Three-phase Voltage Source Inverters (DTVSIs).
引用
收藏
页码:2884 / 2893
页数:10
相关论文
共 50 条
  • [1] Constant Common-Mode Voltage Modulation Analysis and Implementation for a Dual Three-Phase Machine
    Carrasco, Maitane
    Lopez-de-Heredia, Amaia
    Villar, Irma
    2023 IEEE VEHICLE POWER AND PROPULSION CONFERENCE, VPPC, 2023,
  • [2] SVPWM Techinque with Reduced Common Mode Voltage for Three-Phase Voltage Source Inverter
    da Silva, Alexandre G. F.
    de Freitas, Isaac S.
    da Paz, Gilielson F.
    Oliveira, Lucas J.
    Ferreira, Vincius C.
    da Silva, Simplicio A.
    Melo, Victor F. M. B.
    2020 THIRTY-FIFTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2020), 2020, : 2499 - 2505
  • [3] Common-Mode Voltage Regulation of Three-Phase SVPWM-Based three-Level NPC Inverter
    Umashankar, Subramaniam
    Shankar, Vishnu Kalaiselvan Arun
    Sanjeevikumar, Padmanaban
    Harini, K.
    ADVANCES IN POWER SYSTEMS AND ENERGY MANAGEMENT, 2018, 436
  • [4] A Method to Reduce Common-mode Voltage of Dual Three-Phase Motor Based on TSPWM
    Lu Fangke
    Lu Haifeng
    Li Yongdong
    Chai Jianyun
    2019 10TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND ECCE ASIA (ICPE 2019 - ECCE ASIA), 2019,
  • [5] A Low Common-Mode SVPWM for Two-Level Three-Phase Voltage Source Inverters
    Zheng, Jian
    Peng, Cunxing
    Zhao, Kaihui
    Lyu, Mingcheng
    ENERGIES, 2023, 16 (21)
  • [6] A Modulation Method to Eliminate Common-mode Voltage of Dual Three-Phase Motor
    Lu Fangke
    Lu Haifeng
    Li Yongdong
    Chai Jianyun
    2019 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE AND EXPO (ITEC), 2019,
  • [7] Common-Mode Voltage Cancellation in Dual Three-Phase Systems with Synchronized PWM
    Oleschuk, Valentin
    Griva, Giovanni
    IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 706 - 711
  • [8] Dual carrier based PWM strategy for common-mode voltage reduction of three-phase voltage source inverters
    Guo, Yuanbo
    Li, Ze
    Li, Haoyang
    Zhang, Xiaohua
    IEICE ELECTRONICS EXPRESS, 2019, 16 (01):
  • [9] SVPWM scheme for low common-mode voltage of three-phase quasi-single-stage inverter
    Zhang L.
    Ma T.
    Zhang T.
    Wang J.
    Sun K.
    Dianli Zidonghua Shebei/Electric Power Automation Equipment, 2022, 42 (02): : 134 - 140
  • [10] Opposite Triangle Carrier with SVPWM for Common-Mode Voltage Reduction in Dual Three Phase Motor Drives
    Hwang, Seon-Ik
    Kim, Jang-Mok
    ENERGIES, 2021, 14 (02)