High-speed and high-precision current winner-take-all circuit

被引:38
|
作者
Fish, A [1 ]
Milrud, V
Yadid-Pecht, O
机构
[1] VLSI Syst Ctr, IL-84105 Beer Sheva, Israel
[2] Univ Calgary, Dept Elect & Comp Engn, Calgary, AB T2N 1N4, Canada
关键词
analog circuits; analog integrated circuits; CMOS analog integrated circuits; neural networks; winner take all (WTA);
D O I
10.1109/TCSII.2004.842062
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A CMOS high-performance current-mode winner-take-all circuit is presented. The circuit employs a novel technique for inhibitory and excitatory feedbacks based on input currents average computation, achieving both high speed and high precision. The circuit is designed for operation with a wide range of input current values, allowing its integration with circuits operating both in subthreshold and in strong inversion regions. Two circuits, each for a different range of input currents, have been implemented in a standard 0.35-mu m CMOS process available through MOSIS and are operated via a 3.3-V supply. Their operation is discussed, simulation results are reported and preliminary measurements from a test chip are presented.
引用
收藏
页码:131 / 135
页数:5
相关论文
共 50 条
  • [1] A MODULAR CURRENT-MODE HIGH-PRECISION WINNER-TAKE-ALL CIRCUIT
    SERRANO, T
    LINARES-BARRANCO, B
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1995, 42 (02) : 132 - 134
  • [2] A High Precision and High Speed Voltage-Mode Loser/Winner-Take-All Circuit
    Surkanti, Punith R.
    Siripurapu, Venu
    Furth, Paul M.
    2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [3] High Precision Winner-Take-All Circuit for Neural Networks
    Paudel, Bijay Raj
    Wang, Haibo
    Tragoudas, Spyros
    Rijal, Omkar
    2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 36 - 41
  • [4] High-Precision Current-Mode Loser-Take-All & Winner-Take-All Circuits
    Hoseini, S. Zaniar
    Kosari, Amir
    Khoda, Johar Abde
    2011 INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AND NEURAL COMPUTING (FSNC 2011), VOL I, 2011, : 37 - 40
  • [5] A VLSI Design for Scalable High-Speed Digital Winner-Take-All Circuit
    Yoon, Myungchul
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (02) : 177 - 183
  • [6] High speed and high resolution current winner-take-all circuit in conjunction with adaptive thresholding
    Fish, A
    Milrud, V
    Yadid-Pecht, O
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 852 - 855
  • [7] A Low-Voltage High-Precision Time-Domain Winner-Take-All Circuit
    Rahiminejad, Ehsan
    Saberi, Mehdi
    Lotfi, Reza
    Taherzadeh-Sani, Mohammad
    Nabki, Frederic
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (01) : 4 - 8
  • [8] A HIGH-PRECISION VLSI WINNER-TAKE-ALL CIRCUIT FOR SELF-ORGANIZING NEURAL NETWORKS
    CHOI, J
    SHEU, BJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (05) : 576 - 584
  • [9] A SCALABLE HIGH-SPEED CURRENT-MODE WINNER-TAKE-ALL NETWORK FOR VLSI NEURAL APPLICATIONS
    SMEDLEY, S
    TAYLOR, J
    WILBY, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1995, 42 (05) : 289 - 291
  • [10] A High Speed and High Resolution VLSI Winner-Take-All Circuit for Neural Networks and Fuzzy Systems
    Rahman, Mustafijur
    Baishnab, K. L.
    Talukdar, F. A.
    ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 441 - 444