Performance and efficiency analysis of THP algorithms: A practical perspective

被引:4
|
作者
Yuan, Luechao [1 ,2 ]
Chen, Xiaolin [2 ]
Guenther, Daniel [2 ]
Tang, Chuan [1 ]
Ascheid, Gerd [2 ]
Chattopadhyay, Anupam [3 ]
Xing, Zuocheng [1 ]
机构
[1] Natl Univ Def Technol, Coll Comp, Changsha 410073, Hunan, Peoples R China
[2] Rhein Westfal TH Aachen, Inst Commun Technol & Embedded Syst, D-52056 Aachen, Germany
[3] Nanyang Technol Univ, Sch Comp Engn, Singapore, Singapore
关键词
Tomlinson-Harashima precoding; Complexity; Efficiency; VLSI; LATTICE-REDUCTION; CAPACITY;
D O I
10.1016/j.aeue.2016.08.008
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As an attractive interference cancellation (IC) technique, Tomlinson-Harashima precoding (THP) has been investigated thoroughly in theory. Several high performance THP variants have been proposed, e.g., sorted QR decomposition (SQRD), Cholesky decomposition, vertical Bell Laboratories space time (V-BLAST) and lattice reduction aided THP5. From a practical perspective, however, limited hardware implementations have been reported in the literature so far. To bridge the progress gap between the theory and the practice, we present a comprehensive analysis of these THP variants in terms of performance and implementation efficiency in this paper. We first evaluate their bit-error rate (BER) performance under perfect and imperfect channel state information (CSI) scenarios. Subsequently, the emphasis is put on their implementation efficiency, including the computational complexity, the numerical precision requirement and the parallelism potential. Our analysis shows a wide trade-off space exists between the performance and the implementation efficiency in different THP variants, which is especially valuable for hardware designers to implement cost-efficient architectures biased towards practical systems. (C) 2016 Elsevier GmbH. All rights reserved.
引用
收藏
页码:1443 / 1448
页数:6
相关论文
共 50 条