FPGA Implementation of Approximate CORDIC Circuits for Energy Efficient Applications

被引:0
|
作者
Osta, Mario [1 ]
Ibrahim, Ali [1 ,2 ]
Valle, Maurizio [1 ]
机构
[1] Univ Genoa, Dept Elect Elect & Telecommun Engn & Naval Archit, Genoa, Italy
[2] Lebanese Int Univ, Dept Comp & Commun Engn, Bekaa, Lebanon
关键词
CORDIC; Low Power circuits; Energy Efficient techniques;
D O I
10.1109/icecs46596.2019.8964758
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The purpose of this work is to reduce the power consumption of dedicated circuits for the real-time implementation of Coordinate Rotational Digital Computer (CORDIC) algorithms in Machine Learning. In this paper, we embrace the use of approximate computing techniques to improve energy efficiency by tuning the accuracy of computation for reducing the power consumption. Achieved results show that employing Lower Part Or (LOA) adder into CORDIC circuit reduces the power consumption by 21% with respect to state of the art.
引用
收藏
页码:127 / 128
页数:2
相关论文
共 50 条
  • [1] FPGA Implementation of Fast and Area Efficient CORDIC algorithm
    Chinnathambi, M.
    Bharanidharan, N.
    Rajaram, S.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 228 - 232
  • [2] Approximate FPGA Implementation of CORDIC for Tactile Data Processing using Speculative Adders
    Franceschi, M.
    Camus, V.
    Ibrahim, A.
    Enz, C.
    Valle, M.
    2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, : 41 - 44
  • [3] CORDIC Algorithm for FPGA Implementation
    Lin, Sun-Ting
    Wang, Tzu-Hao
    Lin, Shou-Sheu
    Li, Yan-Bang
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT TECHNOLOGIES AND ENGINEERING SYSTEMS (ICITES2013), 2014, 293 : 57 - 62
  • [4] Architecture Design and FPGA Implementation of CORDIC Algorithm for Fingerprint Recognition Applications
    Revathi, P.
    Rao, M. V. Nageswara
    Locharla, G. R.
    2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING & SECURITY [ICCCS-2012], 2012, 1 : 371 - 378
  • [5] CORDIC algorithms for SVM FPGA implementation
    Gimeno Sarciada, Jesus
    Lamela Rivera, Horacio
    Jimenez, Matias
    INDEPENDENT COMPONENT ANALYSES, WAVELETS, NEURAL NETWORKS, BIOSYSTEMS, AND NANOENGINEERING VIII, 2010, 7703
  • [6] CORDIC based Novel Energy-efficient approximate DCT architecture for Error-resilient Applications
    Nawandar, Neha K.
    Satpute, Vishal R.
    2016 11TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2016, : 655 - 660
  • [7] An optimization of cordic algorithm and fpga implementation
    Xu, Rui
    Jiang, Zhanpeng
    Huang, Hai
    Dong, Changchun
    International Journal of Hybrid Information Technology, 2015, 8 (06): : 217 - 228
  • [8] FPGA Implementation and Power Efficient CORDIC based ADPLL for Signal Processing and Application
    Singhal, Akarshika
    Goen, Anjana
    Mohapatra, Tanutrushna
    2017 7TH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT), 2017, : 325 - 329
  • [9] Efficient mapping of cordic algorithms on FPGA
    Valls, J
    Kuhlmann, M
    Parhi, KK
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 336 - 345
  • [10] A Modified CORDIC FPGA Implementation for Wave Generation
    Liu, Yidong
    Fan, Lihang
    Ma, Tieying
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (01) : 321 - 329