Implementation of an FPGA-based DCDS video processor for CCD imaging

被引：2

作者：

Tulloch, Simon ^{[1
]}

机构：

[1] European Southern Observ, Karl Schwarzschild Str 2, D-85748 Munich, Germany

来源：

HIGH ENERGY, OPTICAL, AND INFRARED DETECTORS FOR ASTRONOMY VII | 2016年 / 9915卷

关键词：

DCDS; CCD; FPGA; Video Processor;

D O I：

10.1117/12.2240405

中图分类号：

P1 [天文学];

学科分类号：

0704 ;

摘要：

Noise modeling of an E2V CCD231 suggested that a weighted double correlated sampler (DCDS) processor could offer small noise improvements at low pixel rates. The model was used to produce synthetic video waveforms that were then processed at various ADC frequencies and analogue bandwidths to identify the best weighting strategy and preamplifier design. An FPGA-based DCDS controller was then built, first to measure the actual CCD noise spectrum and then to verify the earlier theoretical results.

引用

页数：17

共 50 条

[1] FPGA-based implementation of a serial RSA processor
Mazzeo, A
Romano, L
Saggese, GR
Mazzocca, N
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 582 - 587
[2] On the implementation of an efficient FPGA-based CFAR processor for target detection
Cumplido, R
Torres, C
López, S
2004 1ST INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ICEEE), 2004, : 214 - 218
[3] FPGA-Based Design and Implementation of Video Wall Display
Li, Yang
Cai, Xuesen
INTERNET OF THINGS-BK, 2012, 312 : 503 - +
[4] FPGA-based SIMD processor
Li, SYC
Cheuk, GCK
Lee, KH
Leong, PHW
FCCM 2003: 11TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2003, : 267 - 268
[5] An FPGA-based array processor for an ionospheric-imaging radar
Tuan, T
Figueroa, M
Lind, F
Zhou, CC
Diorio, C
Sahr, J
2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 313 - 314
[6] Parallel implementation of Cholesky LLT-algorithm in FPGA-based processor
Maslennikow, Oleg
Lepekha, Volodymyr
Sergiyenko, Anatoli
Tomas, Adam
Wyrzykowski, Roman
PARALLEL PROCESSING AND APPLIED MATHEMATICS, 2008, 4967 : 137 - +
[7] Implementation of Spaceborne SAR Imaging Processor Based On FPGA
Xie Yizhuang
Long Teng
ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 2315 - 2318
[8] Design and implementation of an FPGA-based digital HDTV video decoder
Zhou, Ping
Yu, Sile
Dianzi Kexue Xuekan/Journal of Electronics, 20 (06): : 799 - 805
[9] OVERVIEW OF A FPGA-BASED OVERLAY PROCESSOR
Yu, Yunxuan
Wu, Chen
Shi, Xiao
He, Lei
2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
[10] FPGA-Based Reconfigurable Processor for Ultrafast Interlaced Ultrasound and Photoacoustic Imaging
Alqasemi, Umar
Li, Hai
Aguirre, Andres
Zhu, Quing
IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2012, 59 (07) : 1344 - 1353

← 1 2 3 4 5 →