Beyond basic region caching: Specializing cache structures for high performance and energy conservation

Increasingly tight energy design goals require processor architects to rethink the organizational structure of microarchitectural resources. In this paper, we examine a new multilateral cache organization that replaces a conventional data cache with a set of smaller region caches that significantly reduces energy consumption with little performance impact, This is achieved by tailoring the cache resources to the specific reference characteristics of each application.