8-bit Precision In-Memory Multiplication with Projected Phase-Change Memory

被引:0
|
作者
Giannopoulos, I. [1 ]
Sebastian, A. [1 ]
Le Gallo, M. [1 ]
Jonnalagadda, V. P. [1 ]
Sousa, M. [1 ]
Boon, M. N. [1 ]
Eleftheriou, E. [1 ]
机构
[1] IBM Res Zurich, CH-8803 Ruschlikon, Switzerland
来源
2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2018年
基金
欧洲研究理事会;
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In-memory computing is an emerging non-von Neumann approach in which certain computational tasks such as matrix-vector multiplication are perfolined using resistive memory devices organized in a crossbar array. However, the conductance variations associated with the memory devices limit the precision of this computation. Here, we demonstrate that the so-called projected phase-change memory (Proj-PCM) devices can achieve 8-bit precision while perfouning scalar multiplication. The devices were fabricated and characterized using electrical measurements and STEM investigation. They are found to be remarkably immune to conductance variations arising from structural relaxation, 1/f noise and temperature variations. Moreover, it is possible to compensate for the temperature-dependent conductance variations in a crossbar array using a simple model. Finally, we experimentally demonstrate a neural network-based image classification task involving 30 such Proj-PCM devices.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Precision of bit slicing with in-memory computing based on analog phase-change memory crossbars
    Le Gallo, Manuel
    Nandakumar, S. R.
    Ciric, Lazar
    Boybat, Irem
    Khaddam-Aljameh, Riduan
    Mackin, Charles
    Sebastian, Abu
    NEUROMORPHIC COMPUTING AND ENGINEERING, 2022, 2 (01):
  • [2] Projected phase-change memory devices
    Wabe W. Koelmans
    Abu Sebastian
    Vara Prasad Jonnalagadda
    Daniel Krebs
    Laurent Dellmann
    Evangelos Eleftheriou
    Nature Communications, 6
  • [3] Projected phase-change memory devices
    Koelmans, Wabe W.
    Sebastian, Abu
    Jonnalagadda, Vara Prasad
    Krebs, Daniel
    Dellmann, Laurent
    Eleftheriou, Evangelos
    NATURE COMMUNICATIONS, 2015, 6
  • [4] Projected Mushroom Type Phase-Change Memory
    Sarwat, Syed Ghazi
    Philip, Timothy M.
    Chen, Ching-Tzu
    Kersting, Benedikt
    Bruce, Robert L.
    Cheng, Cheng-Wei
    Li, Ning
    Saulnier, Nicole
    BrightSky, Matthew
    Sebastian, Abu
    ADVANCED FUNCTIONAL MATERIALS, 2021, 31 (49)
  • [5] Optimization of Projected Phase Change Memory for Analog In-Memory Computing Inference
    Li, Ning
    Mackin, Charles
    Chen, An
    Brew, Kevin
    Philip, Timothy
    Simon, Andrew
    Saraf, Iqbal
    Han, Jin-Ping
    Sarwat, Syed Ghazi
    Burr, Geoffrey W.
    Rasch, Malte
    Sebastian, Abu
    Narayanan, Vijay
    Saulnier, Nicole
    ADVANCED ELECTRONIC MATERIALS, 2023, 9 (06)
  • [6] Temperature Compensation Schemes for In-Memory Computing using Phase-Change Memory
    Giannopoulos, Iason
    Le Gallo, Manuel
    Jonnalagadda, Vara Prasad
    Eleftheriou, Evangelos
    Sebastian, Abu
    2020 2ND IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2020), 2020, : 286 - 290
  • [7] Phase-change memory cells characterization in an analog in-memory computing perspective
    Antolini, Alessio
    Lico, Andrea
    Scarselli, Eleonora Franchi
    Carissimi, Marcella
    Pasotti, Marco
    PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 149 - 152
  • [8] Temperature sensitivity of analog in-memory computing using phase-change memory
    Boybat, I
    Kersting, B.
    Sarwat, S. Ghazi
    Timoneda, X.
    Bruce, R. L.
    BrightSky, M.
    Le Gallo, M.
    Sebastian, A.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [9] Structural Assessment of Interfaces in Projected Phase-Change Memory
    Bragaglia, Valeria
    Jonnalagadda, Vara Prasad
    Sousa, Marilyne
    Sarwat, Syed Ghazi
    Kersting, Benedikt
    Abu Sebastian
    NANOMATERIALS, 2022, 12 (10)
  • [10] iMAD: An In-Memory Accelerator for AdderNet with Efficient 8-bit Addition and Subtraction Operations
    Zhu, Shien
    Li, Shiqing
    Liu, Weichen
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 65 - 70