2D-TCAD Simulation Study of Capture Layer and Repellent Layer of Current Filament in Trench-Gate IGBTs

被引:3
|
作者
Suwa, Takeshi [1 ]
机构
[1] Toshiba Elect Devices & Storage Corp, Kawasaki, Kanagawa, Japan
关键词
IGBT; current filament; self-heating; avalanche model; highly injected carrier; UIS test; reliability design;
D O I
10.1109/SISPAD54002.2021.9592570
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
For reliability designs of high voltage power devices, it is very important to understand and control local heat generation caused by current filaments. The current filament is a phenomenon that currents are concentrated in some cells and is caused by the instability inherent in the devices. It moves around in the active region of the device and locally raises the Si lattice temperature of the passage mainly due to Joule heat. It slows down at terminal boundaries or defective cells and is likely to create a hotspot and damage the device. Therefore, keeping the current filament away from such weak places and confining it in a structure specialized for heat dissipation effects are useful for the reliability design of the device. By changing a part of the field stop layer of the IGBT to a capture layer or a repellent layer to control the movement of the current filament, the current filament can be confined in the capture layer or kept away from the repellent layer. The purpose of this paper is to investigate the mechanism of current filament capture and repellent so that they can be used as one of the effective means of device reliability design.
引用
收藏
页码:32 / 35
页数:4
相关论文
共 17 条
  • [1] Impact of three-dimensional current flow on accurate TCAD simulation for trench-gate IGBTs
    Watanabe, Masahiro
    Shigyo, Naoyuki
    Hoshii, Takuya
    Furukawa, Kazuyoshi
    Kakushima, Kuniyuki
    Satoh, Katsumi
    Matsudai, Tomoko
    Saraya, Takuya
    Takakura, Toshihiro
    Itou, Kazuo
    Fukui, Munetoshi
    Suzuki, Shinichi
    Takeuchi, Kiyoshi
    Muneta, Iriya
    Wakabayashi, Hitoshi
    Nakajima, Akira
    Nishizawa, Shin-ichi
    Tsutsui, Kazuo
    Hiramoto, Toshiro
    Ohashi, Hiromichi
    Iwai, Hiroshi
    2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 311 - 314
  • [2] Investigation of effects of lateral boundary conditions on current filament movements in Trench-Gate IGBTs
    Suwa, Takeshi
    SOLID-STATE ELECTRONICS, 2023, 200
  • [3] Accurate TCAD simulation of trench-gate IGBTs and its application to prediction of carrier lifetime requirements for future scaled devices
    Watanabe, M.
    Shigyo, N.
    Hoshii, T.
    Furukawa, K.
    Kakushima, K.
    Satoh, K.
    Matsudai, T.
    Saraya, T.
    Takakura, T.
    Muneta, I
    Wakabayashi, H.
    Nakajima, A.
    Nishizawa, S.
    Tsutsui, K.
    Hiramoto, T.
    Ohashi, H.
    Iwai, H.
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [4] Simulation study on single-event burnout reliability of 4H-SiC trench gate MOSFET with combined P-buried layer
    Shen, Pei
    Wang, Ying
    Li, Xing-Ji
    Yang, Jian-qun
    Zheng, Liang
    MICROELECTRONICS RELIABILITY, 2023, 142
  • [5] Effect of mobility and band structure of hole transport layer in planar heterojunction perovskite solar cells using 2D TCAD simulation
    Alnuaimi, Aaesha
    Almansouri, Ibraheem
    Nayfeh, Ammar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (03) : 1110 - 1118
  • [6] Effect of mobility and band structure of hole transport layer in planar heterojunction perovskite solar cells using 2D TCAD simulation
    Aaesha Alnuaimi
    Ibraheem Almansouri
    Ammar Nayfeh
    Journal of Computational Electronics, 2016, 15 : 1110 - 1118
  • [7] Study of Gate Leakage Current on AlGaN/GaN MOS-HEMTs with Atomic Layer Deposited Al2O3 Gate Oxide
    Ouduangvilai, Konepachith
    Lee, Hoon-Ki
    Janardhanam, Vallivedu
    Reddy, P. R. Shekar
    Choi, Chel-Jong
    Shim, Kyu-Hwan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (06) : 540 - 550
  • [8] A Kinetic Monte Carlo Simulation Study of WS2 RRAM with Different 2D Layer Thickness
    Chen, Ying-Chuan
    Chao, Yu-Ting
    Chen, Edward
    Wu, Chao-Hsin
    Wu, Yuh-Renn
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [9] Investigation of the novel attributes of a vertical MOSFET with internal block layer (bVMOS): 2-D Simulation study
    Lin, Jyi-Tsong
    Lin, Kao-Cheng
    Lee, Tai-Yi
    Eng, Yi-Chuen
    2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 521 - +
  • [10] A comparative simulation study of light-matter coupling in 1D photonic crystals with 2D perovskite active layer
    Thuat, Nguyen-Tran
    Hoang, Hieu Chi
    Truong, Tu Thanh
    Do, Khai Dinh
    Le, Duc Ngoc
    Tran, Chi Kim Thi
    Le, Linh Khanh
    Dang, Le Si
    JOURNAL OF SCIENCE-ADVANCED MATERIALS AND DEVICES, 2024, 9 (03):