共 50 条
- [2] Derating Based Hardware Optimizations in Soft Error Tolerant Designs 2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS), 2012, : 282 - 287
- [3] Hardware -Efficient FPGA-Based. Approximate Multipliers for Error -Tolerant Computing 2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 20 - 27
- [4] High Speed Error Tolerant Adder for Multimedia Applications Journal of Electronic Testing, 2017, 33 : 675 - 688
- [5] High Speed Error Tolerant Adder for Multimedia Applications JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (05): : 675 - 688
- [6] Error-tolerant SPIHT image compression IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 2001, 148 (03): : 182 - 186
- [7] On error rate in hypothesis testing based on universal compression algorithms PROCEEDINGS OF 2006 IEEE INFORMATION THEORY WORKSHOP, 2006, : 351 - +
- [8] Error analysis of testing system based on linear CCD ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 6195 - 6197
- [10] Enhanced approximate discrete cosine transforms for image compression and multimedia applications Multimedia Tools and Applications, 2020, 79 : 8539 - 8552