A Method to Design 5-Bit Burst Error Correction Code against the Multiple Bit Upset (MBU) in Memories

被引:2
|
作者
Li, Jia-Qiang [1 ]
Xiao, Li-Yi [1 ]
He, Liu [1 ]
Wu, Hao-Tian [1 ]
机构
[1] Harbin Inst Technol, Microelect Ctr, Harbin 150001, Peoples R China
关键词
D O I
10.1109/asicon47005.2019.8983522
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Space applications face severe challenges from soft errors caused by cosmic rays. Soft errors can change the storage state of memories used in electronic system, leading to system failure. To avoid the system corruption, error correction codes (ECCs) as the general mitigation strategy in system level are utilized to eliminate the soft error influence. As the feature size goes down, more memory cells are integrated in the energy deposited range of radiation particles and MBU becomes the main error patterns. In this paper, we propose a new method to design 5-bit burst error correction code against more complex burst error. To achieve that, a technique to design a code with unequal correction ability and a customized interleaving plan combined with the proposed code is presented. The experiment result implies that this method is efficient for MBUs mitigation and a potential option for system designers.
引用
收藏
页数:4
相关论文
共 27 条
  • [1] Efficient Implementations of Multiple Bit Burst Error Correction for Memories
    Li, Jia-Qiang
    Xiao, Li-Yi
    Guo, Jing
    Cao, Xue-Bing
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 602 - 604
  • [2] Enhanced Error Correction against Multiple-Bit-Upset Based on BCH Code for SRAM
    Ma, Weijia
    Cui, Xiaole
    Lee, Chung-Len
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [3] Interleaved Counter Matrix Code in SRAM Memories for Continuous Adjacent Multiple Bit Upset Correction
    Ahilan, A.
    Gorantla, Anusha
    Kiruba, Gladys
    Hamad, Asmaa A.
    Hassan, Mohamed M.
    Venkatram, N.
    Sindhu, T. V.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2024, 40 (04): : 525 - 537
  • [4] Efficient Implementations of 4-Bit Burst Error Correction for Memories
    Li, Jiaqiang
    Xiao, Liyi
    Reviriego, Pedro
    Zhang, Rongsheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (12) : 2037 - 2041
  • [5] A novel two-dimensional error correction code for multiple bit upsets mitigation in memories
    Xiao, Li-Yi
    Zhu, Ming
    Li, Jia-Qiang
    Yuhang Xuebao/Journal of Astronautics, 2014, 35 (02): : 227 - 234
  • [6] Protecting Large Word Size Memories against MCUs with 3-bit Burst Error Correction
    Li, Jiaqiang
    Reviriego, Pedro
    Xiao, Liyi
    Klockmann, Alexander
    2019 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2019,
  • [7] Multi-Bit-Upset Memory Using New Error Correction Code Methodology
    Rohde, Tiago Mallmann
    dos Santos Martins, Joao Baptista
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
  • [8] Single-Error-Correction and Double-Adjacent-Error-Correction Code for Simultaneous Testing of Data Bit and Check Bit Arrays in Memories
    Cha, Sanguhn
    Yoon, Hongil
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (01) : 529 - 535
  • [9] Efficient Error Detection Codes for Multiple-Bit Upset Correction in SRAMs with BICS
    Reviriego, Pedro
    Maestro, Juan Antonio
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (01)
  • [10] Hardened by design techniques for implementing multiple-bit upset tolerant static memories
    Blum, Daniel R.
    Delgado-Frias, Jose G.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2786 - 2789