Communication and task scheduling of application-specific networks-on-chip

被引:41
|
作者
Hu, J [1 ]
Marculescu, R [1 ]
机构
[1] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA
来源
关键词
D O I
10.1049/ip-cdt:20045092
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The objective of the paper is to introduce a novel energy-aware scheduling (EAS) algorithm which statically schedules application-specific communication transactions and computation tasks onto heterogeneous network-on-chip (NoC) architectures. The proposed algorithm automatically assigns the application tasks onto different processing elements and then schedules their execution under real-time constraints. At the same time, the algorithm takes into consideration the exact communication delay by scheduling communication transactions in parallel. As the main theoretical contribution, the authors first formulate the problem of concurrent communication and task scheduling for heterogeneous NoC architectures and then propose an efficient heuristic to solve it. Experimental results show that significant energy savings can be achieved while meeting the specified performance constraints. For instance, for a complex multimedia application, 31% energy savings have been observed, on average, compared to the schedules generated by a standard earliest-deadline-first scheduler.
引用
收藏
页码:643 / 651
页数:9
相关论文
共 50 条
  • [1] Stochastic communication for application-specific Networks-on-Chip
    Nitin
    Chauhan, Durg Singh
    JOURNAL OF SUPERCOMPUTING, 2012, 59 (02): : 779 - 810
  • [2] Stochastic communication for application-specific Networks-on-Chip
    Durg Singh Nitin
    The Journal of Supercomputing, 2012, 59 : 779 - 810
  • [3] Buffer planning for application-specific networks-on-chip design
    YIN ShouYi1
    2 National Laboratory for Information Science and Technology
    Science China(Information Sciences), 2009, (04) : 547 - 558
  • [4] Buffer planning for application-specific networks-on-chip design
    ShouYi Yin
    LeiBo Liu
    ShaoJun Wei
    Science in China Series F: Information Sciences, 2009, 52 : 547 - 558
  • [5] Buffer planning for application-specific networks-on-chip design
    YIN ShouYiLIU LeiBo WEI ShaoJun Institute of MicroelectronicsTsinghua UniversityBeijing China National Laboratory for Information Science and TechnologyTsinghua UniversityBeijing China
    Science in China(Series F:Information Sciences), 2009, 52 (04) : 547 - 558
  • [6] Buffer planning for application-specific networks-on-chip design
    Yin ShouYi
    Liu LeiBo
    Wei ShaoJun
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2009, 52 (04): : 547 - 558
  • [7] Traffic Scheduling for Application Specific Networks-on-Chip
    Yin, Shouyi
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1317 - 1321
  • [8] Stochastic communication in application specific networks-on-chip
    Sehgal, Vivek Kumar
    Nitin
    INNOVATIVE ALGORITHMS AND TECHNIQUES IN AUTOMATION, INDUSTRIAL ELECTRONICS AND TELECOMMUNICATIONS, 2007, : 11 - +
  • [9] A Link Removal Methodology for Application-Specific Networks-on-Chip on FPGAs
    Wang, Daihan
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Amano, Hideharu
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (04): : 575 - 583
  • [10] A port combination methodology for application-specific networks-on-chip on FPGAs
    Wang, Daihan
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Amano, Hideharu
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2007, E90D (12): : 1914 - 1922