Functional Locking Modules for Design Protection of Intellectual Property Cores

被引：1
|
作者：
Colombier, Brice [1 ]
Bossuet, Lilian [1 ]
机构：
[1] Univ Lyon, Hubert Curien Lab, UMR CNRS 5516, F-42000 St Etienne, France
来源：
2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM) | 2015年
关键词：
D O I：
10.1109/FCCM.2015.17
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：233 / 233
页数：1
相关论文
共 50 条
  • [1] Intellectual Property Cores Protection designs for CE products
    Sengupta, Anirban
    IEEE CONSUMER ELECTRONICS MAGAZINE, 2016, 5 (01) : 83 - 88
  • [2] Functional Polymorphism for Intellectual Property Protection
    McDonald, Jeffrey T.
    Kim, Yong C.
    Andel, Todd R.
    McVicar, James
    Forbes, Miles A.
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2016, : 61 - 66
  • [3] Intellectual Property Protection in Design Management
    Liang, Jing
    2013 IEEE TSINGHUA INTERNATIONAL DESIGN MANAGEMENT SYMPOSIUM (TIDMS), 2013, : 366 - 369
  • [4] On the Creative Design of Intellectual Property Protection
    Li Fang
    MECHATRONICS AND INTELLIGENT MATERIALS II, PTS 1-6, 2012, 490-495 : 2269 - 2272
  • [5] Hierarchical intellectual property protection using partially-mergeable cores
    Iyengar, V
    Date, H
    Sugihara, M
    Chakrabarty, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11) : 2632 - 2638
  • [6] Intellectual property protection of the engineering project design
    Zhongguo Jixie Gongcheng, 2 (62-64):
  • [7] Intellectual property protection of IP cores through high-level watermarking
    Castillo, E.
    Meyer-Baese, U.
    Garcia, A.
    Parrilla, L.
    Lloris, A.
    INDEPENDENT COMPONENT ANALYSES, WAVELETS, UNSUPERVISED NANO-BIOMIMETIC SENSORS, AND NEURAL NETWORKS V, 2007, 6576
  • [8] Intellectual property protection of HDL IP cores through automated signature hosting
    Castillo, Encarnacin
    Parrilla, Luis
    Garcia, Antonio
    Lloris, Antonio
    Meyer-Baese, Uwe
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 183 - 188
  • [9] Mathematical modeling of intellectual property protection using partially-mergeable cores
    Date, H
    Iyengar, V
    Ckakrabarty, K
    Sugihara, M
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 611 - 617
  • [10] IPP@HDL: Efficient intellectual property protection scheme for IP cores
    Castillo, Encarnacion
    Meyer-Baese, Uwe
    Garcia, Antonio
    Parrilla, Luis
    Lloris, Antonio
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (05) : 578 - 591
12345