Computer-based design of analog integrated CMOS-Circuits

被引:0
|
作者
Batas, Daniel [1 ]
Fiedler, Horst [1 ]
机构
[1] Univ Dortmund, Dept Microelect, Emil Figge Str 68, D-44227 Dortmund, Germany
关键词
computer aided design; CAD; electronic design automation; EDA; analog CMOS-circuits; dimensioning; target-oriented design;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper a software design tool is presented that supports the designer in the development process of integrated MOS circuits. Here the general difficulty to find out the right parameter set of all devices in the circuit is split into small device-level tasks, so the designer is able to interactively compute proper W & L geometries of each single MOS-device. Starting with the common dilemma in the design of integrated analog MOS-circuits with conventional design software, the approach is described to find out the right parameters at transistor-level. Operating point determinations expose some parasitic effects of modem MOS-devices, which complicate the process of design. Using the presented computer-program the designer directly experiences the dependencies of the transistor-parameters and their couplings among each other by interactive modifications of the design variables.
引用
收藏
页码:31 / +
页数:2
相关论文
共 50 条
  • [1] Design based failure analysis and yield improvement in CMOS-circuits
    Siemens AG, Muenchen, Germany
    Qual Reliab Eng Int, 4 (221-227):
  • [2] Design based failure analysis and yield improvement in CMOS-circuits
    Griep, S
    KeitelSchulz, D
    SchmittLandsiedel, D
    QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 1996, 12 (04) : 221 - 227
  • [3] DESIGN OF INTEGRATED ANALOG CMOS CIRCUITS - MULTICHANNEL TELEMETRY TRANSMITTER
    STEINHAGEN, W
    ENGL, WL
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (06) : 799 - 805
  • [4] A computer-based software for the student testing of analog electronics circuits
    Hacker, C
    8TH UICEE ANNUAL CONFERENCE ON ENGINEERING EDUCATION, CONFERENCE PROCEEDINGS: BRINGING ENGINEERING EDUCATORS TOGETHER, 2005, : 231 - 234
  • [5] Iddq testing-based diagnosis of faults in CMOS-circuits
    Bykov, YV
    Ivanyuk, AA
    Yanushkevich, AI
    Yarmolik, VN
    AUTOMATION AND REMOTE CONTROL, 1999, 60 (07) : 1021 - 1030
  • [6] Modeling and Design for Reliability of Analog Integrated Circuits in Nanometer CMOS Technologies
    Gielen, Georges
    Maricau, Elie
    De Wit, Pieter
    ANALOG CIRCUIT DESIGN: ROBUST DESIGN, SIGMA DELTA CONVERTERS, RFID, 2011, : 3 - 16
  • [7] Hierarchical characterization of analog integrated CMOS circuits
    Eckmuller, J
    Gropl, M
    Grab, H
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 636 - 643
  • [8] SCC - A Graphical Tool for Scripted Circuit Sizing of Integrated CMOS-Circuits Based on a General Description of the Sizing Process
    Batas, Daniel
    Fiedler, Horst
    INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES '10): CONFERENCE PROCEEDINGS, 2010, : 257 - 260
  • [9] CMOS ANALOG INTEGRATED-CIRCUITS BASED ON WEAK INVERSION OPERATION
    VITTOZ, E
    FELLRATH, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (03) : 224 - 231
  • [10] A simple noise modeling based testing of CMOS analog integrated circuits
    Yellampalli, S
    Srivastava, A
    NOISE IN DEVICES AND CIRCUITS III, 2005, 5844 : 276 - 283