A study of the thermal characterization of a high Performance flip chip package

被引:2
|
作者
Bhopte, Siddharth [1 ]
Sammakia, Bahgat [1 ]
Calmidi, Varaprasad [2 ]
机构
[1] SUNY Binghamton, Binghamton, NY 13902 USA
[2] Endicott Interconnect Technol Inc, Binghamton, NY 13902 USA
来源
2008 11TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOLS 1-3 | 2008年
关键词
D O I
10.1109/ITHERM.2008.4544284
中图分类号
O414.1 [热力学];
学科分类号
摘要
This paper describes a systematic experimental and numerical study of the thermal characterization of a flip-chip package. A cold-plate based test method is used for thermal characterization and internal thermal resistance is used as the basis of all comparisons. Experiment results are presented for three flip-chip packages. Test parameters such as thermocouple wire, attachment, thickness of interface material (grease) between the package lid and the cold plate and power dissipation are presented. Using a detailed numerical model [1], of the package, a parametric study of the experimental method is presented. The parametric study shows the variation in package thermal resistance due to different thermocouple bead sizes, thermocouple attachment parameters, different thermal grease thicknesses and different chip-lid thermal interface material (TIM) properties. All the numerically predicted values are within the experimental range.
引用
收藏
页码:302 / +
页数:2
相关论文
共 50 条
  • [1] Thermal performance of a high end flip-chip organic package
    Calmidi, VV
    Sathe, SB
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 511 - 516
  • [2] HIGH THERMAL CONDUCTION PACKAGE TECHNOLOGY FOR FLIP CHIP DEVICES
    KOHARA, M
    NAKAO, S
    TSUTSUMI, K
    SHIBATA, H
    NAKATA, H
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1983, 6 (03): : 267 - 271
  • [3] Thermal conduction analysis and characterization of solder bumps in flip chip package
    Lu, Xiangning
    Shi, Tielin
    Xia, Qi
    Liao, Guanglan
    APPLIED THERMAL ENGINEERING, 2012, 36 : 181 - 187
  • [4] Reliability of flip chip package-thermal stress on flip chip joint
    Tsukada, Y., 1600, Japan Institute of Electronics Packaging, 4F Toranomon Sangyo Bldg. 2-29, Toranomon 1-chome, Minato-ku, Tokyo, 105-0001, Japan (16):
  • [5] Study of package warp behavior for high-performance flip-chip BGA
    Sawada, Y
    Harada, K
    Fujioka, H
    MICROELECTRONICS RELIABILITY, 2003, 43 (03) : 465 - 471
  • [6] Study of underfill resin properties for high performance flip-chip BGA package
    Sawada, Y
    Harada, K
    Fujioka, H
    2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 588 - 593
  • [7] Development of thermal solution for high power flip chip CPU package
    Kwon, HK
    Lee, TK
    Baek, JH
    Chun, JW
    Kim, MH
    Po, YH
    Oh, SY
    2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 313 - 319
  • [8] Package characterization and development of a flip chip QFN package: fcMLF
    McCann, DR
    Ha, SH
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 365 - 371
  • [9] Development of a new improved high performance flip chip BGA package
    Chong, DYR
    Lim, BK
    Rebibis, KJ
    Pan, SJ
    Krishnamoorthi, S
    Kapoor, R
    Sun, AYS
    Tan, HB
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1174 - 1180
  • [10] The Evaluation of Thermal Performance of Backside Metallurgical Lamination type on Flip Chip Package
    Fu, Yi Min
    Chang, Cheng Kai
    Hung, Huang Hsin
    Zeng, Tzu Chi
    Wang, Yu Po
    2019 14TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT 2019), 2019, : 100 - 103