Evaluation of capacitor ratios in automated accurate common-centroid capacitor arrays

被引：11

作者：

Khalil, DE ^{[1
]}

Dessouky, M ^{[1
]}

Bourguet, V ^{[1
]}

Louerat, MM ^{[1
]}

Cathelin, A ^{[1
]}

Ragai, H ^{[1
]}

机构：

[1] Ain Shams Univ, Fac Engn, Cairo, Egypt

来源：

6th International Symposium on Quality Electronic Design, Proceedings | 2005年

关键词：

D O I：

10.1109/ISQED.2005.54

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, design and measurement results of a test chip that intends to evaluate differences between layout techniques for rectangular unit-capacitor arrays are introduced. Precision capacitor ratios are compared using a switched-capacitor biquad and a pseudo-floating gate configuration. The test chip is used to evaluate the effectiveness of an automatic common-centroid capacitor array generation tool with arbitrary capacitor ratios. Results indicate significant improvements in ratio accuracy, which have a direct impact on a wide range of applications such as filters for wireless communications, hard drives, and high precision baseband processing.

引用

页码：143 / 147

页数：5

共 16 条

[1] Compensated layout for automated accurate common-centroid capacitor arrays
Khalil, D
Dessouky, M
Bourguet, V
Louerat, MM
Cathelin, A
Ragai, H
ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS, 2004, : 481 - 484
[2] Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio
Sayed, D
Dessouky, M
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 576 - 580
[3] Constructive Common-Centroid Placement and Routing for Binary-Weighted Capacitor Arrays
Karmokar, Nibedita
Sharma, Arvind K.
Poojary, Jitesh
Madhusudan, Meghna
Harjani, Ramesh
Sapatnekar, Sachin S.
PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 166 - 171
[4] Constructive Placement and Routing for Common-Centroid Capacitor Arrays in Binary-Weighted and Split DACs
Karmokar, Nibedita
Sharma, Arvind K.
Poojary, Jitesh
Madhusudan, Meghna
Harjani, Ramesh
Sapatnekar, Sachin S.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (09) : 2782 - 2795
[5] Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors
Lin, Cheng-Wu
Lin, Jai-Ming
Chiu, Yen-Chih
Huang, Chun-Po
Chang, Soon-Jyh
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (12) : 1789 - 1802
[6] Common-Centroid Capacitor Layout Generation Considering Device Matching and Parasitic Minimization
Lin, Mark Po-Hung
He, Yi-Ting
Hsiao, Vincent Wei-Hao
Chang, Rong-Guey
Lee, Shuenn-Yuh
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (07) : 991 - 1002
[7] Routability of Twisted Common-centroid Capacitor Array Under Signal Coupling Constraints
Chen, Gong
Liu, Bo
Nakatake, Shigetoshi
Yang, Bo
2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 846 - 849
[8] Common-Centroid Capacitor Placement Considering Systematic and Random Mismatches in Analog Integrated Circuits
Lin, Cheng-Wu
Lin, Jai-Ming
Chiu, Yen-Chih
Huang, Chun-Po
Chang, Soon-Jyh
PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 528 - 533
[9] Parasitic-Aware Common-Centroid Binary-Weighted Capacitor Layout Generation Integrating Placement, Routing, and Unit Capacitor Sizing
Lin, Mark Po-Hung
Hsiao, Vincent Wei-Hao
Lin, Chun-Yu
Chen, Nai-Chen
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (08) : 1274 - 1286
[10] Performance-Aware Common-Centroid Placement and Routing of Transistor Arrays in Analog Circuits
Sharma, Arvind K.
Madhusudan, Meghna
Burns, Steven M.
Yaldiz, Soner
Mukherjee, Parijat
Harjani, Ramesh
Sapatnekar, Sachin S.
2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,

← 1 2 →