Array transistor design challenges in trench capacitor DRAM technology

被引：0

作者：

Li, YJ ^{[1
]}

Sim, J ^{[1
]}

Mandelman, J ^{[1
]}

McStay, K ^{[1
]}

Ye, QY ^{[1
]}

Bronner, G ^{[1
]}

机构：

[1] IBM Corp, Hopewell Jct, NY 12533 USA

来源：

2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS | 2001年

关键词：

D O I：

10.1109/VTSA.2001.934489

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

BuriEd Strap Trench (BEST) array cell design has been extended for more than 4 generations. However, significant scaling challenges in planar trench DRAM technology will be encountered below the 0.1 mum generation. In this paper. we review the key factors that limit the scaling of the BEST array cell, further analyze the scaling challenges considering design for manufacturability, and finally discuss other design and/or technology innovations including the vertical array transistor to overcome scaling limitations.

引用

页码：85 / 88

页数：4

共 50 条

[1] DEPLETION TRENCH CAPACITOR TECHNOLOGY FOR MEGABIT LEVEL MOS DRAM
MORIE, T
MINEGISHI, K
NAKAJIMA, S
IEEE ELECTRON DEVICE LETTERS, 1983, 4 (11) : 411 - 414
[2] TRENCH TRANSISTOR DRAM CELL
SHICHIJO, H
BANERJEE, SK
MALHI, SDS
POLLACK, GP
RICHARDSON, WF
BORDELON, DM
WOMACK, RH
ELAHY, M
WANG, CP
GALLIA, J
DAVIS, HE
SHAH, AH
CHATTERJEE, PK
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (02) : 119 - 121
[3] Integration of capacitor for sub-100-nm DRAM trench technology
Lützen, J
Birner, A
Goldbach, M
Gutsche, M
Hecht, T
Jakschik, S
Orth, A
Sänger, A
Schröder, U
Seidl, H
Sell, B
Schumann, D
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 178 - 179
[4] Vertex channel array transistor (VCAT) featuring sub-60nm high performance and highly manufacturable trench capacitor DRAM
Kito, M
Katsumata, R
Kondo, M
Ito, S
Miyano, K
Kido, M
Yasutake, H
Nagata, Y
Aoki, N
Aochi, H
Nitayama, A
2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 32 - 33
[5] LEAKAGE MECHANISMS IN THE TRENCH TRANSISTOR DRAM CELL
BANERJEE, S
COLEMAN, D
RICHARDSON, W
SHAH, A
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (01) : 108 - 116
[6] Novel techniques for scaling deep trench DRAM capacitor technology to 0.11 μm and beyond
Parkinson, PS
Settlemyer, K
McStay, I
Park, DG
Ramachandran, R
Chudzik, M
Cheng, K
Sung, CY
Chen, F
Strong, A
Papworth, P
Jammy, R
2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 21 - 24
[7] Transistor challenges - A DRAM perspective
Faul, JW
Henke, D
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 2005, 237 (1-2): : 228 - 234
[8] Dielectric engineering on cell capacitor for advanced trench DRAM
Kao, Chien-Kang
Chang, Chih-Ming
Kuo, Chia-Ming
Wang, Chun-Yao
Ku, Alex
2006 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2006, : 184 - +
[9] SCALABILITY OF A TRENCH CAPACITOR CELL FOR 64MBIT DRAM
SHEN, BW
CHUNG, G
CHEN, IC
COLEMAN, DJ
YING, PS
MCKEE, R
YASHIRO, M
TENG, CW
1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 27 - 30
[10] Capacitor-less 1-Transistor DRAM
Fazan, P
Okhonin, S
Nagoga, M
Sallese, JM
Portmann, L
Ferrant, R
Kayal, M
Pastre, M
Blagojevic, M
Borschberg, A
Declercq, M
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 10 - 13

← 1 2 3 4 5 →