共 50 条
- [1] Logic gate modeling and simulation using generalized discrete event specifications: G-DEVS Modelling and Simulation 2003, 2003, : 252 - 256
- [2] Logic gate modeling and simulation using generalized discrete event specifications : G-DEVS 8TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS, AND INFORMATICS, VOL XVI, PROCEEDINGS, 2004, : 203 - 207
- [4] Supervisory control of discrete event systems with CTL* temporal logic specifications PROCEEDINGS OF THE 40TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-5, 2001, : 4122 - 4127
- [5] Hierarchical Control of Concurrent Discrete Event Systems with Linear Temporal Logic Specifications IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (02): : 313 - 321
- [8] VERIFYING A CLASS OF NONDETERMINISTIC DISCRETE EVENT SYSTEMS IN A GENERALIZED TEMPORAL LOGIC IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1992, 22 (06): : 1461 - 1469
- [9] Failure diagnosis of discrete event systems with linear-time temporal logic fault specifications PROCEEDINGS OF THE 2002 AMERICAN CONTROL CONFERENCE, VOLS 1-6, 2002, 1-6 : 128 - 133