Holistic feedforward control for the 5 nm node and beyond

被引:4
|
作者
Megens, Henry [1 ]
Brinkhof, Ralph [1 ]
Aarts, Igor [2 ]
Kok, Haico [1 ]
Karssemeijer, Leendertjan [1 ]
ten Haaf, Gijs [1 ]
Lee, Shawn [3 ]
Slotboom, Daan [1 ]
de Ruiter, Chris [1 ]
Lyulina, Irina [1 ]
Huisman, Simon [1 ]
Keij, Stefan [1 ]
Mos, Evert [1 ]
Tel, Wim [1 ]
Rijpstra, Manouk [4 ]
Schmitt-Weaver, Emil [1 ]
Bhattacharyya, Kaustuve [1 ]
Socha, Robert [4 ]
Menchtchikov, Boris [4 ]
Kubis, Michael [1 ]
Mulkens, Jan [1 ]
机构
[1] ASML Netherlands BV, De Run 6501, NL-5504 DR Veldhoven, Netherlands
[2] ASML US Inc, 77 Danbury Rd, Wilton, CT 06897 USA
[3] ASML US Inc, 800 Route 146,Bldg 300,Suite 365, Clifton Pk, NY 12065 USA
[4] ASML US Inc, 399 West Trimble Rd, San Jose, CA 95131 USA
来源
关键词
alignment; wafer alignment; on-product overlay; feedforward process control;
D O I
10.1117/12.2515449
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Multi-patterning lithography for future technology nodes in logic and memory are driving the allowed on-product overlay error in an DUV and EUV matched machine operation down to values of 2 nm and below. The ASML ORION alignment sensor provides an effective way to deal with process impact on alignment marks. In addition, optimized higher order wafer alignment models combined with overlay metrology based feedforward correction schemes are deployed to control the process induced overlay variability from wafer-to-wafer and lot-to-lot. In addition machine learning based algorithms based on hybrid metrology inputs, strengthen the control capabilities for high volume manufacturing. The increase of the number of process layers in semiconductor devices results in an increase of control complexity of the total overlay and alignment control strategy. This complexity requires a holistic solution approach, that addresses total overlay optimization from process design, to process setup, and process control in high volume manufacturing. We find the optimum combination between feedforward and feedback, by having feedback deal with constant and predictable parts of overlay and have scanner wafer alignment covering the wafer-to-wafer variable part of overlay. In this paper we present investigation results using more wavelengths for wafer alignment and show the benefits in wavelength selection and recipe optimization. We investigate the wafer-to-wafer variable content of two experiment cases and show that a sample scheme of about 60 marks is well capable estimating the model parameters describing the grid. Finally, we show initial results of using level sensor metrology data as hybrid input to the derivation of the exposure grid.
引用
收藏
页数:13
相关论文
共 50 条
  • [1] Holistic method for reducing overlay error at the 5nm node and beyond
    Socha, Robert
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XIV, 2021, 11328
  • [2] Holistic substrate inspection for defects at the 32nm node and beyond
    Gastaldo, Philippe
    SOLID STATE TECHNOLOGY, 2010, 53 (07) : 28 - 29
  • [3] Overlay control for 7 nm technology node and beyond
    Aung, Nyan
    Chung, Woong Jae
    Samudrala, Pavan
    Gao, Haiyong
    Gao, Wenle
    Brown, Darius
    He, Guanchen
    Park, Bono
    Hsieh, Michael
    Hao, Xueli
    Chen, Yen-Jen
    Zhou, Yue
    Park, DeNeil
    Gutjahr, Karsten
    Krumanocker, Ian
    Jock, Kevin
    Gomez, Juan Manuel
    OPTICAL MICROLITHOGRAPHY XXXI, 2018, 10587
  • [4] Evaluation of EUV Resists For 5 nm Technology Node and Beyond
    Tasdemir, Zuhal
    Wang, Xialong
    Mochi, Iacopo
    van Lent-Protasova, Lidia
    Meeuwissen, Marieke
    Custers, Rolf
    Rispens, Gijsbert
    Hoefnagels, Rik
    Ekinci, Yasin
    INTERNATIONAL CONFERENCE ON EXTREME ULTRAVIOLET LITHOGRAPHY 2018, 2018, 10809
  • [5] Ultimate patterning limits for EUV at 5nm node and beyond
    Ali, Rehab Kotb
    Fatehy, Ahmed Hamed
    Lafferty, Neal
    Word, James
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IX, 2018, 10583
  • [6] Consideration of UFET Architecture for the 5 nm Node and beyond Logic Transistor
    Das, Uttam Kumar
    Eneman, Geert
    Velampati, Ravi Shankar R.
    Chauhan, Yogesh Singh
    Jinesh, K. B.
    Bhattacharyya, Tarun K.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 1129 - 1135
  • [7] SRAM Designs for 5nm Node and Beyond: Opportunities and Challenges
    Huynh-Bao, T.
    Sakhare, S.
    Ryckaert, J.
    Spessot, A.
    Verkest, D.
    Mocuta, A.
    2017 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2017,
  • [8] CMOS Scaling for the 5 nm Node and Beyond: Device, Process and Technology
    Radamson, Henry H.
    Miao, Yuanhao
    Zhou, Ziwei
    Wu, Zhenhua
    Kong, Zhenzhen
    Gao, Jianfeng
    Yang, Hong
    Ren, Yuhui
    Zhang, Yongkui
    Shi, Jiangliu
    Xiang, Jinjuan
    Cui, Hushan
    Lu, Bin
    Li, Junjie
    Liu, Jinbiao
    Lin, Hongxiao
    Xu, Haoqing
    Li, Mengfan
    Cao, Jiaji
    He, Chuangqi
    Duan, Xiangyan
    Zhao, Xuewei
    Su, Jiale
    Du, Yong
    Yu, Jiahan
    Wu, Yuanyuan
    Jiang, Miao
    Liang, Di
    Li, Ben
    Dong, Yan
    Wang, Guilei
    NANOMATERIALS, 2024, 14 (10)
  • [9] WAFER EDGE OVERLAY CONTROL FOR 28 NM AND BEYOND TECHNOLOGY NODE
    Wang, Rui
    Jiang, Yuntao
    Deng, Guogui
    Xing, Bin
    Liu, Chang
    Wu, Qiang
    2015 China Semiconductor Technology International Conference, 2015,
  • [10] Analysis of precise CD control for 45nm node and beyond
    Sumiyoshi, Y
    Mikami, K
    Hasegawa, Y
    Yoshihara, T
    Nagai, Y
    Yamada, A
    Mori, K
    Ogawa, T
    Suda, S
    Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 204 - 214