Optimal vs. heuristic approaches to context scheduling for multi-context reconfigurable architectures

被引：0

作者：

Maestre, R ^{[1
]}

Kurdahi, FJ ^{[1
]}

Fernandez, M ^{[1
]}

Hermida, R ^{[1
]}

Bagherzadeh, N ^{[1
]}

Singh, H ^{[1
]}

机构：

[1] Univ Complutense, Dept Arquitectura Comp & Automat, E-28040 Madrid, Spain

来源：

2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2000年

关键词：

D O I：

10.1109/FPGA.2000.903424

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a methodology to efficiently obtain a solution to the problem of context scheduling for multi-context reconfigurable architectures, regarding the minimization of context loading overhead. The target applications are assumed to be periodic since it is a typical feature of many DSP and multimedia applications. This work considers the trade-off between achievable system performance and algorithm efficiency It has been developed as a part of an automated design environment for reconfigurable systems.

引用

页码：297 / 298

页数：2

共 50 条

[1] Optimal vs. heuristic approaches to context scheduling for multi-context reconfigurable architectures
Maestre, R
Kurdahi, FJ
Fernandez, M
Hermida, R
Bagherzadeh, N
Singh, H
2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 575 - 576
[2] A data scheduler for multi-context reconfigurable architectures
Sanchez-Elez, M
Fernández, M
Hermida, R
Maestre, R
Kurdahi, F
Bagherzadeh, N
ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 177 - 182
[3] Configuration scheduling for conditional branch execution onto multi-context reconfigurable architectures
Rivera, F.
Sanchez-Elez, M.
Bagherzadeh, N.
Fernandez, M.
Hermida, R.
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 589 - 596
[4] Fracturable DSP Block for Multi-context Reconfigurable Architectures
Warrier, Rakesh
Shreejith, Shanker
Zhang, Wei
Vun, Chan Hua
Fahmy, Suhaib A.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (07) : 3020 - 3033
[5] A Complete Data Scheduler for multi-context reconfigurable architectures
Sanchez-Elez, M
Fernandez, M
Maestre, R
Hermida, R
Bagherzadeh, N
Kurdahi, FJ
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 547 - 552
[6] Fracturable DSP Block for Multi-context Reconfigurable Architectures
Rakesh Warrier
Shanker Shreejith
Wei Zhang
Chan Hua Vun
Suhaib A. Fahmy
Circuits, Systems, and Signal Processing, 2017, 36 : 3020 - 3033
[7] A framework for low energy data management in reconfigurable multi-context architectures
Sanchez-Elez, M.
Bagherzadeh, N.
Hermida, R.
JOURNAL OF SYSTEMS ARCHITECTURE, 2009, 55 (02) : 127 - 139
[8] An approach to execute conditional branches onto SIMD multi-context reconfigurable architectures
Rivera, F
Sanchez-Elez, M
Fernandez, M
Bagherzadeh, N
DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 396 - 402
[9] Dynamic reconfiguration architectures for multi-context FPGAs
Birk, Yitzhak
Fiksman, Evgeny
COMPUTERS & ELECTRICAL ENGINEERING, 2009, 35 (06) : 878 - 903
[10] Virtualizing hardware with multi-context reconfigurable arrays
Enzler, R
Plessl, C
Platzner, M
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 151 - 160

← 1 2 3 4 5 →