共 50 条
- [1] Verifying timing consistency in formal specifications IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (01): : 8 - 15
- [2] Verifying consistency and validity of formal specifications by testing FM'99-FORMAL METHODS, 1999, 1708 : 896 - 914
- [4] Towards Formal Fault Tree Analysis Using Theorem Proving INTELLIGENT COMPUTER MATHEMATICS, CICM 2015, 2015, 9150 : 39 - 54
- [5] Formal Static Fault Tree Analysis ICCES'2010: THE 2010 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS, 2010, : 280 - 286
- [6] Descartes-Agent: Verifying Formal Specifications Using the Model Checking Technique 2018 SECOND IEEE INTERNATIONAL CONFERENCE ON ROBOTIC COMPUTING (IRC), 2018, : 392 - 398
- [7] A Framework for Verifying the Conformance of Design to Its Formal Specifications IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2015, E98D (06): : 1137 - 1149
- [9] An automated rigorous review method for verifying and validating formal specifications AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2004, 3299 : 15 - 19
- [10] Formal fault tree construction and system safety analysis PROCEEDINGS OF THE IASTED INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, 2004, : 378 - 384