An Efficient Analog Convolutional Neural Network Hardware Accelerator Enabled by a Novel Memoryless Architecture for Insect-Sized Robots

被引:1
|
作者
Dadras, Iman [1 ]
Ahmadilivani, Mohammad Hasan [2 ]
Banerji, Saoni [1 ]
Raik, Jaan [2 ]
Abloo, Alvo [1 ]
机构
[1] Univ Tartu, Intelligent Mat & Syst Lab, IMS Lab, Inst Technol, Tartu, Estonia
[2] Tallinn Univ Technol, Ctr Dependable Comp Syst, Dept Comp Syst, Tallinn, Estonia
基金
欧盟地平线“2020”;
关键词
analog CNN; hardware accelerator; memoryless CNN; mixed-signal design; low-power ASIC design; insect-sized robots;
D O I
10.1109/MOCAST54814.2022.9837551
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
For decades, miniaturization of robots has gained considerable attention due to the exciting applications of insect-sized robots, such as ambient monitoring. However, scaling down the robots' dimensions reduces energy availability drastically for sensors and controllers. It has prohibited many successful technologies tested in larger-scale robots from application in insect-sized ones. As a result, insect-sized robots' power and sensor/control autonomy is an open field of research. One of these technologies is Convolutional Neural Networks (CNN). This paper presents novelty in different levels of abstraction from architectural to transistor-level that drastically reduces the CNN power to comply with the low power budget of insect-sized robots. Analog computation is utilized for its compactness, and an architecture is devised to simplify the analog circuitry. Proposed convolutional filters, showing four orders of magnitude higher efficiency with respect to the state-of-the-art, consume merely 1.5 nW/image with 92% accuracy and promise application of CNN-based controllers in insect-sized robots.
引用
收藏
页数:6
相关论文
共 12 条
  • [1] VWA: Hardware Efficient Vectorwise Accelerator for Convolutional Neural Network
    Chang, Kuo-Wei
    Chang, Tian-Sheuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (01) : 145 - 154
  • [2] Designing Novel AAD Pooling in Hardware for a Convolutional Neural Network Accelerator
    Khalil, Kasem
    Eldash, Omar
    Kumar, Ashok
    Bayoumi, Magdy
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (03) : 303 - 314
  • [3] Efficient binary 3D convolutional neural network and hardware accelerator
    Li, Guoqing
    Zhang, Meng
    Zhang, Qianru
    Lin, Zhijian
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2022, 19 (01) : 61 - 71
  • [4] Efficient binary 3D convolutional neural network and hardware accelerator
    Guoqing Li
    Meng Zhang
    Qianru Zhang
    Zhijian Lin
    Journal of Real-Time Image Processing, 2022, 19 : 61 - 71
  • [5] An Efficient FPGA-based Depthwise Separable Convolutional Neural Network Accelerator with Hardware Pruning
    Liu, Zhengyan
    Liu, Qiang
    Yan, Shun
    Cheung, Ray C. C.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2024, 17 (01)
  • [6] Efficient Hardware Architecture of Convolutional Neural Network for ECG Classification in Wearable Healthcare Device
    Lu, Jiahao
    Liu, Dongsheng
    Liu, Zilong
    Cheng, Xuan
    Wei, Lai
    Zhang, Cong
    Zou, Xuecheng
    Liu, Bo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (07) : 2976 - 2985
  • [7] A Novel Zero Weight/Activation-Aware Hardware Architecture of Convolutional Neural Network
    Kim, Dongyoung
    Ahn, Junwhan
    Yoo, Sungjoo
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1462 - 1467
  • [8] A hardware-efficient computing engine for FPGA-based deep convolutional neural network accelerator
    Li, Xueming
    Huang, Hongmin
    Chen, Taosheng
    Gao, Huaien
    Hu, Xianghong
    Xiong, Xiaoming
    MICROELECTRONICS JOURNAL, 2022, 128
  • [9] PERMCNN: Energy-Efficient Convolutional Neural Network Hardware Architecture With Permuted Diagonal Structure
    Deng, Chunhua
    Liao, Siyu
    Yuan, Bo
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (02) : 163 - 173
  • [10] Area and Energy Efficient 2D Max-Pooling For Convolutional Neural Network Hardware Accelerator
    Zhao, Bin
    Chong, Yi Sheng
    Anh Tuan Do
    IECON 2020: THE 46TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2020, : 423 - 427