Failure of the Scalar Dielectric Function Approach for the Screening Modeling in Double-Gate SOI MOSFETs and in FinFETs

被引:15
|
作者
Toniutti, Paolo [1 ]
Esseni, David [1 ]
Palestri, Pierpaolo [1 ]
机构
[1] Univ Udine, IU NET, Dept Elect Mech & Management Engn DIEGM, I-33100 Udine, Italy
关键词
Dielectric function; electron transport; Monte Carlo; multi-gate structures; screening modelling; ELECTRON-MOBILITY DEGRADATION; SURFACE-ROUGHNESS SCATTERING; INVERSION-LAYER MOBILITY; MONTE-CARLO-SIMULATION; LOW-FIELD ELECTRON; QUANTUM TRANSPORT; LIMITED MOBILITY; TRANSISTORS; ENHANCEMENT; DEPENDENCE;
D O I
10.1109/TED.2010.2068990
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper shows that modeling of the screening effect based on the scalar dielectric function (SDF) fails in double-gate (DG) MOS transistors and in FinFETs. This leads to simulation results inconsistent with the experiments, especially at high channel inversion densities where the mobility is limited by the surface roughness scattering. These results suggest that one should not use the SDF to model transport in DG silicon-on-insulator MOSFETs or FinFETs, but rather resort to the full tensorial dielectric function. This paper clearly identifies, using multi-subband Monte Carlo simulations as well as analytical derivations for the screened matrix elements of the surface roughness scattering, the simplifying assumptions in the derivation of the SDF that do not hold in a DG MOSFET.
引用
收藏
页码:3074 / 3083
页数:10
相关论文
共 50 条
  • [1] Numerical modeling on asymmetrical double-gate MOSFETs and TiN-gate FinFETs
    Kim, Han-Geon
    Cho, Sang-Young
    Kim, Young-Kyu
    Won, Taeyoung
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2008, 53 (03) : 1506 - 1510
  • [2] Ultimately thin double-gate SOI MOSFETs
    Ernst, T
    Cristoloveanu, S
    Ghibaudo, G
    Ouisse, T
    Horiguchi, S
    Ono, Y
    Takahashi, Y
    Murase, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) : 830 - 838
  • [3] SCALING THEORY FOR DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    TANAKA, T
    TOSAKA, Y
    HORIE, H
    ARIMOTO, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (12) : 2326 - 2329
  • [4] Comparison of Double-Gate MOSFETs and FinFETs with Monte Carlo Simulation
    Gulzar A. Kathawala
    Mohamed Mohamed
    Umberto Ravaioli
    Journal of Computational Electronics, 2003, 2 : 85 - 89
  • [5] Comparison of Double-Gate MOSFETs and FinFETs with Monte Carlo Simulation
    Kathawala, Gulzar A.
    Mohamed, Mohamed
    Ravaioli, Umberto
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2003, 2 (2-4) : 85 - 89
  • [6] Hall effect measurements in double-gate SOI MOSFETs
    Vandooren, A
    Cristoloveanu, S
    Flandre, D
    Colinge, JP
    SOLID-STATE ELECTRONICS, 2001, 45 (10) : 1793 - 1798
  • [7] ANALYTICAL MODELS FOR N(+)-P(+) DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    SUGII, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (11) : 1940 - 1948
  • [8] A simple modelling of device speed in double-gate SOI MOSFETs
    Rajendran, K
    Samudra, G
    MICROELECTRONICS JOURNAL, 2000, 31 (04) : 255 - 259
  • [9] Mobility issues in double-gate SOI MOSFETs: Characterization and analysis
    Rodriguez, N.
    Cristoloveanu, S.
    Nguyen, L. Pham
    Garniz, F.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 271 - +
  • [10] Modeling and Analysis of Parasitic Resistance in Double-Gate FinFETs
    Tekleab, Daniel
    Samavedam, S.
    Zeitzoff, P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (10) : 2291 - 2296