A High Speed and Low Power 4-Bit Multiplier using FinFET Technology

被引：0
|
作者：
Bathla, Shikha [1 ]
Purohit, Nidhi [1 ]
机构：
[1] Amity Univ, ASET, Dept ECE, Noida, India
来源：
PROCEEDINGS ON 2016 2ND INTERNATIONAL CONFERENCE ON NEXT GENERATION COMPUTING TECHNOLOGIES (NGCT) | 2016年
关键词：
FinFET; IG/LP; sleep mode; tri mode;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
In this paper a High Speed and Low Power 4-Bit Multiplier using FinFET technology at 32nm is proposed. Comparative analysis of MOSFET based and FinFET based multiplier is done using HSPICE tool. FinFET is found to be less power consuming than MOSFET by 97%. Further optimization of FinFET based multiplier is achieved in terms of delay using sleep mode and tri mode techniques by 28% and 81% respectively.
引用
收藏
页码：61 / 64
页数：4
相关论文
共 50 条
  • [1] Low Power and High Speed Optimized 4-bit Array Multiplier using MOD-GDI Technique
    Kishore, Pinninti
    Sridevi, P. V.
    Babulu, K.
    2017 7TH IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2017, : 487 - 491
  • [2] Design of high speed and low power 4-bit comparator using FGMOS
    Gupta, Roshani
    Gupta, Rockey
    Sharma, Susheel
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2017, 76 : 125 - 131
  • [3] Design of Low power and high speed 4-bit Comparator using Transmission Gate
    Prajapat, Govind
    Joshi, Akhilcsh
    Jain, Aman
    Verma, Kumkum
    Jaiswat, Sanjay Kr.
    2013 INTERNATIONAL CONFERENCE ON MACHINE INTELLIGENCE AND RESEARCH ADVANCEMENT (ICMIRA 2013), 2013, : 379 - 382
  • [4] A Hybrid 4-bit Radix-4 Low Power Booth Multiplier With High Performance
    Katariya, Saurabh
    Singhal, Manish
    2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,
  • [5] Design and implementation of a high speed low power 4-bit flash ADC
    Shehata, K. A.
    Ragai, H. F.
    Husien, H.
    2007 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, 2007, : 200 - +
  • [6] Design and Analysis of Low Power, High Speed 4-Bit Magnitude Comparator
    Singh, Pranay
    Jain, Pramod Kumar
    2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 1680 - 1683
  • [7] A 4-bit Asynchronous Binary Search ADC for Low Power, High Speed Applications
    Mukherjee, Sagar
    Saha, Dipankar
    Mostafa, Posiba
    Chatterjee, Sayan
    Sarkar, C. K.
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 28 - 32
  • [8] Approach for low power high speed 4-bit flash analogue to digital converter
    Razavi, Bagher
    Tavakoli, Mohammad Bagher
    Setoudeh, Farbod
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (04) : 425 - 431
  • [9] Design and Analysis of A 4-Bit Low Power Universal Barrel-Shifter In 16nm FINFET Technology
    Rajalakshmi, R.
    Priya, P. Aruna
    2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 527 - 532
  • [10] A LOW-POWER, HIGH-SPEED 4-BIT GAAS ADC AND 5-BIT DAC
    NABER, JF
    SINGH, HP
    SADLER, RA
    MILAN, JM
    GAAS IC SYMPOSIUM /: TECHNICAL DIGEST 1989, 1989, : 333 - 336
12345