Assignment coverage, a complementary coverage metric in formal verification

被引:1
|
作者
Nabi, Majid [1 ]
Shojaei, Hamid [1 ]
Mohammadi, Siamak [2 ]
Navabi, Zainalabedin [2 ]
机构
[1] Univ Tehran, CAD Res Grp, ECE Dept, Tehran, Iran
[2] Univ Tehran, Dept ECE, Tehran 14174, Iran
关键词
D O I
10.1109/DTIS.2007.4449496
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Model checking is a formal Verification method which proves whether a system satisfies a set of properties. After ensuring from correctness of properties, it is important to answer this question that which percent of the design was verified by the given set of properties? Coverage metrics in formal verification try to overcome this question. In this paper we will propose a new coverage metric in formal verification of hardware systems. We will define a mutation model to compute assignment coverage and the injection method of the proposed mutation model. This metric has the ability to make useful information to complete the set of properties. Also we will propose a method to extract minimal set of given properties for a verification process. This set reveals the effective properties to increase assignment coverage metric. The experiments show the effectiveness of this coverage metric.
引用
收藏
页码:76 / +
页数:2
相关论文
共 50 条
  • [1] A Guiding Coverage Metric for Formal Verification
    Haedicke, Finn
    Grosse, Daniel
    Drechsler, Rolf
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 617 - 622
  • [2] Optimized assignment coverage computation in formal verification of digital systems
    Nabi, Majid
    Shojaei, Harnid
    Moharnmadi, Siamak
    Navabi, Zainalabedin
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 172 - +
  • [3] Coverage metrics for formal verification
    Hana Chockler
    Orna Kupferman
    Moshe Vardi
    International Journal on Software Tools for Technology Transfer, 2006, 8 (4-5) : 373 - 386
  • [4] Coverage metrics for formal verification
    Chockler, H
    Kupferman, O
    Vardi, MY
    CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2003, 2860 : 111 - 125
  • [5] Signal coverage computation in formal verification
    Shojaei, Hamid
    Sayyaran, Masoumeh
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 92 - +
  • [6] Formal verification coverage: computing the coverage gap between temporal specifications
    Das, S
    Basu, P
    Banerjee, A
    Dasgupta, P
    Chakrabarti, PP
    Mohan, CR
    Fix, L
    Armoni, R
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 198 - 203
  • [7] Proof-Based Coverage Metrics for Formal Verification
    Ghassabani, Elaheh
    Gacek, Andrew
    Whalen, Michael W.
    Heimdahl, Mats P. E.
    Wagner, Lucas
    PROCEEDINGS OF THE 2017 32ND IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE'17), 2017, : 194 - 199
  • [8] Domain fault model and coverage metric for SoC verification
    Luo, C
    Yang, J
    Gao, GG
    Shi, LX
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5662 - 5665
  • [9] Property refinement techniques for enhancing coverage of formal property verification
    Basu, P
    Dasgupta, P
    Chakrabarti, PP
    Mohan, CR
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 109 - 114
  • [10] Verification of coverage
    Hess, GC
    1997 IEEE 47TH VEHICULAR TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-3: TECHNOLOGY IN MOTION, 1997, : 271 - 274