Multi-Level Parallelization Scheme for Distributed HEVC Encoding on Multi-Computer Systems

被引:0
|
作者
Ahovainio, Sami [1 ]
Mercat, Alexandre [1 ]
Viitanen, Marko [1 ]
Vanne, Jarno [1 ]
机构
[1] Tampere Univ, Comp Sci, Tampere, Finland
基金
芬兰科学院;
关键词
High Efficiency Video Coding (HEVC); multi-level parallelization; HEVC parallelization strategies; distributed HEVC encoding; multi-computer systems; VIDEO; EFFICIENCY;
D O I
10.1109/iscas45731.2020.9180975
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High Efficiency Video Coding (HEVC) creates the conditions for cost-effective video transmission and storage but its inherent computational complexity calls for efficient parallelization techniques. This paper provides HEVC encoders with a holistic parallelization scheme that exploits parallelism at data, thread, and process levels at the same time. The proposed scheme is implemented in the practical Kvazaar open-source HEVC encoder. It makes Kvazaar exploit parallelism at three levels: 1) Single Instruction Multiple Data (SIMD) optimized coding tools at the data level; 2) Wavefront Parallel Processing (WPP) and Overlapped Wavefront (OWF) parallelization strategies at the thread level; and 3) distributed slice encoding on multi-computer systems at the process level. Our results show that the proposed process-level parallelization scheme increases the coding speed of Kvazaar by 1.86x on two computers and up to 3.92x on five computers with +0.19% and +0.81% coding losses, respectively. Exploiting all these three parallelism levels on a five-computer setup gives almost a 25x speedup over a non-parallelized single-core implementation.
引用
收藏
页数:5
相关论文
共 50 条