An Adaptive Cache Management Using Dual LRU Stacks to Improve Buffer Cache Performance

被引:3
|
作者
Wan, Shenggang [1 ]
Cao, Qiang [1 ]
He, Xubin [2 ]
Xie, Changsheng [1 ]
Wu, Chentao [1 ]
机构
[1] Huazhong Univ Sci & Technol, Data Storage Div, Wuhan Natl Lab Optoelect, Wuhan 430074, Hubei, Peoples R China
[2] Tennessee Technol Univ, Dept Elect & Comp Engn, Cookeville, TN 38505 USA
基金
美国国家科学基金会;
关键词
Buffer cache; LRU; recency stack; frequency stack; history stack;
D O I
10.1109/PCCC.2008.4745115
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cache plays an essential role in modern computer systems to smooth the performance gap between memory and CPU. Most existing cache replacement algorithms use three stacks: recency stack, frequency stack and history stack. The balance and design of those stacks is a key to achieve high hit ratio, thus improving the buffer cache efficiency. In this paper we propose a new cache replacement algorithm, Adaptive Dual LRU, or AD-LRU for short, to efficiently utilize the buffer cache pages. Instead of using one LRU stack, we use two LRU stacks: one LRU stack LR to catch the accesses of pages with low recency, and the other LRU stack HR to catch the accesses of pages with high recency. The idea is to adaptively adjust the sizes of the history stack, recency and frequency stacks, an overall buffer cache efficiency in terms of hit ratio will be improved. Simulations results show that AD-LRU demonstrates higher hit ratio compared to existing popular algorithms such as LRU, ARC, and LIRS.
引用
收藏
页码:43 / 50
页数:8
相关论文
共 50 条
  • [1] An Adaptive Buffer Cache Management Scheme
    Chang, Hsung-Pin
    Chiang, Cheng-Pang
    Yu, Yu-Cheng
    2016 INTERNATIONAL COMPUTER SYMPOSIUM (ICS), 2016, : 124 - 127
  • [2] Making LRU friendly to weak locality workloads: A novel replacement algorithm to improve buffer cache performance
    Jiang, S
    Zhang, XD
    IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (08) : 939 - 952
  • [3] Modeling Cache Performance Beyond LRU
    Beckmann, Nathan
    Sanchez, Daniel
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA-22), 2016, : 225 - 236
  • [4] Outperforming LRU with an adaptive replacement cache algorithm
    Megiddo, N
    Modha, DS
    COMPUTER, 2004, 37 (04) : 58 - +
  • [5] A Versatile and Accurate Approximation for LRU Cache Performance
    Fricker, Christine
    Robert, Philippe
    Roberts, James
    2012 24TH INTERNATIONAL TELETRAFFIC CONGRESS (ITC 24), 2012, : 57 - 64
  • [6] Early Result from Adaptive Combination of LRU, LFU and FIFO to Improve Cache Server Performance in Telecommunication Network
    Tanwir
    Hendrantoro, Gamantyo
    Affandi, Achmad
    2015 INTERNATIONAL SEMINAR ON INTELLIGENT TECHNOLOGY AND ITS APPLICATIONS (ISITIA), 2015, : 429 - 432
  • [7] An Algorithm for Buffer Cache Management
    Subha, S.
    PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, 2009, : 889 - 893
  • [8] Dynamic cache partition strategy for reliable buffer cache management
    Jin, J
    Choo, H
    Kim, J
    COMPUTERS AND THEIR APPLICATIONS, 2004, : 224 - 228
  • [9] BENCHMARK SYNTHESIS USING THE LRU CACHE HIT FUNCTION
    WING, SW
    MORRIS, RJT
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (06) : 637 - 645
  • [10] On the Theory and Potential of LRU-MRU Collaborative Cache Management
    Gu, Xiaoming
    Ding, Chen
    ACM SIGPLAN NOTICES, 2011, 46 (11) : 43 - 53